

# High Efficiency, Synchronous 1.2A Buck Charger for 1 cell Li-ion Battery with NVDC Power Path Management and 20mA Termination

## 1 DESCRIPTION

The SC89619(D) is a 1.5MHz highly integrated switch-mode buck charger for 1 cell Li-ion battery applications and NVDC system power path management, which separate the system load and charge current, also the system can power up with deep depletion battery. System can get the power from VBUS, VBAT or both. It supports 3.9-13.5V input voltage, up to 3A charging current and provide battery charge management functions including trickle charge, constant current charge, constant voltage charge, charge termination, auto recharge and charging status indication.

The SC89619(D) supports flexible charge current option, the user can program the current and all others charger spec by I2C. With the charger management function, the IC can be used to charge 1 cell Li-ion battery.

The SC89619(D) supports USB OTG with up to 1.2A output with PFM/PWM mode. Meanwhile, the SC89619D supports USB BC1.2 and non-standard adapters.

The SC89619(D) supports input current and voltage limit, input under voltage and over voltage protections, internal cycle by cycle current limit, battery short circuit protection, and output over voltage protection. It also offers charging safety timer and over temperature protection to ensure safety under different abnormal conditions.

The SC89619(D) integrated all MOSFETs, current sensing, loop compensation and I2C interface. The SC89619(D) is available in QFN(24)-4\*4 package.

## **3 APPLICATIONS**

- Smart Phones
- Portable Internet Devices and Accessory

## 2 FEATURES

- Integrated Synchronous Buck Charger
- Integrated NVDC Power Path Management
- Charging Management (Trickle Charge / Constant Current Charge / Constant Voltage Charge / Charge Termination)
- Integrated I2C Interface
- I2C Programmable Constant Charge Current, ±5%

@720mA-1.26A Accuracy


- I2C Programmable Constant Voltage, ±0.5% Accuracy
- I2C Programmable Charge Safety Timer
- Support OTG Discharging Function and Programmable Output Voltage: 3.9V-5.4V with up 1.2A Current
- Support Shipping Mode, Low Battery Leakage Current
- Charge Status Indication
- NTC for Battery Protection (Support JEITA Standard)
- Input Under Voltage and Over Voltage Protection
- Internal Cycle by Cycle Over Current Protection
- OTG OCP/OVP/VBATLOW Protection
- Battery Over Voltage and Short Protection
- Battery Discharging Over Current and Under Voltage Protection
- Thermal Regulation and Shutdown
- QFN(24)-4\*4 Footprint


## **4 DEVICE INFORMATION**

Part Number	Package	Dimension
SC89619DQDLR	QFN(24)-4*4	4mmx4mm
SC89619QDLR	QFN(24)-4*4	4mmx4mm



## 5 Typical Application Circuit









## 6 Terminal Configurations and Functions

## QFN(24) 4x4 (TOP View, SC89619D)





	I/O			DESCRIPTION
SC89619D	SC89619	NAME		
1	1	VBUS	I	Power supply pin. Place a 1uF ceramic capacitor from VBUS to GND close to the IC
2	_	DP	IO	Positive line of the USB data line pair. DP/DM based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.
3	_	DM	IO	Negative line of the USB data line pair. DP/DM based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.
_	2	PSEL	I	Power source selection input. Set 500 mA input current limit by pulling this pin high and set 2.4A input current limit by pulling this pin low. Once the device gets into host mode, the host can program different input current limits to IINDPM register.
_	3	/PG	0	Open drain active low power good indicator. Connect to the pull up rail through $10-k\Omega$ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.
4	4	STAT	0	Open-drain charge status output. Connect the STAT pin to a logic rail via 10-kΩ resistor. The STAT pin indicates charger status. Collect a current limit resister and a LED from a rail to this pin. Charge in progress: LOW Charge complete, charger in SLEEP mode and charger disable: HIGH Charge suspend (fault response): 1-Hz, 50% duty cycle Pulses This pin can be disabled via EN_STAT_PIN register bits.
5	5	SCL	I	I2C interface clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.
6	6	SDA	IO	I2C interface data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.
7	7	/INT	0	Open-drain interrupt Output. Connect the /INT to a logic rail through 10-k $\Omega$ resistor. The /INT pin sends an active low, 256-µs pulse to host to report charger device status and fault.
8	8	NC		
9	9	/CE	I	Active low charge enable pin. Battery charging is enabled when CHG_CFG = 1 and /CE pin = Low. /CE pin must be pulled high or low.
10	10	NC		
11	11	NTC	IO	Connect to the Negative Temperature Coefficient (NTC) thermistor inside the battery cells to sense the battery cells temperature for protection. If not used, connect $10k\Omega$ resistor to

## QFN(24) 4x4 (TOP View, SC89619)



				VCC and GND respectively.
12	12	/QON	I	BATFET enable/reset control input. When BATFET is in shipping mode, a logic low of $t_{SHIPMODE}$ duration turns on BATFET to exit shipping mode. When VBUS is not plugged in, a logic low of $t_{QON\_RST}$ (minimum 8 s) duration resets SYS (system power) by turning BATFET off for $t_{BATFET\_RST}$ (minimum 250ms) and then re-enable BATFET to provide full system power reset. The pin contains an internal pull-up to maintain default high logic.
13,14	13,14	VBAT	0	Battery connection point to the positive terminal of the battery pack. Connect a 10uF ceramic capacitor close to the VBAT pin.
15,16	15,16	VSYS	0	Converter output connection point. Connect a 20 µF capacitor close to the VSYS pin.
17,18	17,18	PGND	I	Power ground pin.
19,20	19,20	SW	0	Switching node output. Connected to output inductor. Connect the 47nF bootstrap capacitor from SW to BTST.
21	21	BTST	ю	PWM high side driver positive supply. Internally, the BTST pin is connected to the cathode of the boost-strap diode. Connect the 47nF bootstrap capacitor from SW to BTST.
22	22	VCC	0	HSFET and LSFET driver and internal supply output. Internally, VCC is connected to the anode of the boost-strap diode. Connect a $4.7-\mu$ F (10-V rating) ceramic capacitor from VCC to GND. The capacitor should be placed close to the IC.
23	23	PMID	0	Boost mode output. Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Put 10 $\mu$ F ceramic capacitor on PMID to GND.
24	24	VAC	I	Charge input voltage sense. This pin must be connected to VBUS pin.

## 7 Specification

## 7.1 Absolute Maximum Rating

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		Min.	Max.	Unit
	VBUS, VAC	-0.3	21	V
	PMID	-0.3	21	V
Voltage <sup>(2)</sup>	BTST	-0.3	21	V
Vollage	SW <sup>(3)</sup>	-2(10ns)	16	V
	BTST to SW	-0.3	6	V
	DP,DM,PSEL,/PGVCC,NTC,/CE,VBAT,VSYS,SDA,SCL,/INT,/QON,STAT	-0.3	6	V
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

(2) All voltages are with respect to network ground terminal.

(3) SW stress test need to force DCDC off.

## 7.2 Thermal Information

THERMAL RESISTA	THERMAL RESISTANCE <sup>(1)</sup>		Unit
θ <sub>JA</sub>	Junction to ambient thermal resistance	37	°C/W
θ <sub>JC</sub>	Junction to case resistance	26	°C/W

(1) Measured on JESD51-7, 4-layer PCB.

### 7.3 ESD Ratings

			Min.	Max.	Unit
V <sub>ESD</sub> <sup>(1)</sup>	Human-body Model (HBM) (2)	All pins	-2	+2	kV
	ChargeDMdevice Model (CDM) (3)		-750	+750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.4 Recommended Operation Conditions


		MIN	TYP	МАХ	UNIT
V <sub>BUS</sub>	VBUS voltage range	3.9		13.5	V
VBAT	VBAT voltage range		4.2	4.864	V
l <sub>iN</sub>	Input current limit			3.2	А



lcc	Constant current charge current (SW Output Current)			3.25	A
lava	Discharging current (continue)	6			A
IDIS	Discharging current (100us)	8			А
L	Inductance		1		μH
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C



## 8 Function Block Diagram



## 9 Electrical Characteristics

 $T_{\text{J}}\text{=}$  -40°C to 85 °C and V\_{AC\_UVLO} < V\_{\text{BUS}} < V\_VAC\_OVP, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOL	TAGE					
V <sub>BUS</sub>	Operating input V <sub>BUS</sub> voltage		3.9		13.5	V
M	V for active IOC no better	Rising edge		3.3	3.8	V
V <sub>VAC_UVLO</sub>	$V_{BUS}$ for active I2C, no battery	Hysteresis		300		mV
V <sub>SLEEP</sub>	V <sub>BUS</sub> -V <sub>BAT</sub> threshold	Falling edge	20	150	250	mV
<b>V</b> SLEEP		Rising edge	120	220	300	mV
		5.8V, Rising edge	5.4	5.8	6.1	
		Hysteresis		300		
		6.4V, Rising edge	6.1	6.4	6.75	V
M	V <sub>BUS</sub> Over Voltage threshold	Hysteresis		300		mV
V <sub>VAC_OVP</sub>		11V, Rising edge	10.4	10.9	11.5	V
		Hysteresis		300		mV
		14V, Rising edge	13.5	14.2	14.9	V
		Hysteresis		330		mV
V	BAT for active I2C, no VBUS	Rising edge	2.25			V
V <sub>VBAT_UVLO</sub>		Hysteresis		230		mV
	Battery Depletion threshold	Rising edge	2.5		2.75	V
V <sub>VBAT_DPL</sub>		Hysteresis		200		mV
	Bad adapter detection threshold	Falling edge	3.6	3.7	3.8	V
V <sub>VBUSMIN</sub>		Hysteresis		200		mV
IBADSRC	Bad adapter detection sink current from $V_{\text{BUS}}$ to GND			30		mA
		$\label{eq:basic} \begin{array}{llllllllllllllllllllllllllllllllllll$			5	uA
I <sub>BAT</sub>	Battery discharge current in Buck mode	$V_{BAT}$ = 4.5 V, HIZ mode, no $V_{BUS}$ , BATFET_DIS Enable,T <sub>J</sub> ≤ 85°C		12	20	uA
		$\label{eq:VBAT} \begin{array}{l} V_{\text{BAT}} = 4.5 \ \text{V}, \ \text{HIZ} \ \text{mode}, \ \text{no} \ V_{\text{BUS}}, \\ \text{BATFET_DIS \ Disable}, \ T_J \leq 85^\circ\text{C} \end{array}$		18	25	uA
I <sub>VBUS_HIZ</sub>	Input supply current in buck mode when HIZ mode is enabled	V <sub>BUS</sub> =5V, HIZ mode and BATFET _DIS Disable, no battery			45	uA
		V <sub>BUS</sub> > V <sub>VAC_UVLO</sub> , V <sub>BUS</sub> >V <sub>BAT</sub> , Converter not switching		1.5	3	mA
I <sub>VBUS</sub>	Input supply current in buck mode	$\label{eq:VBUS} \begin{array}{llllllllllllllllllllllllllllllllllll$		3		mA
IBOOST	Battery discharge current in	V <sub>BAT</sub> =4.2V, boost mode, I <sub>BUS</sub> =0A,			3	mA



	boost mode	converter switching				
POWER PATH						
Vsys	Typical system regulation	I <sub>SYS</sub> =0A,V <sub>BAT</sub> <v<sub>SYSMIN,I<sub>SYS</sub>=0A, BATFET Disable</v<sub>	V <sub>SYSMIN</sub> +2 50mV			V
VSYS	voltage	I <sub>SYS</sub> =0A,V <sub>BAT&gt;</sub> V <sub>SYSMIN</sub> ,I <sub>SYS</sub> =0A, BATFET Disable		V <sub>BAT</sub> +50 mV		V
V <sub>SYS_MIN</sub>	Minimum system regulation voltage	V <sub>VBAT</sub> < SYS_MIN[2:0] = 101(3.5V), BATFET Disabled		3.75		v
		Range	2.6		3.7	V
Vsys_max	Maximum DC system voltage output	I <sub>SYS</sub> =0A,V <sub>BAT</sub> >V <sub>SYSMIN</sub> ,I <sub>SYS</sub> =0A, BATFET Disable, V <sub>BAT</sub> <=4.4V, Delta 50mV	4.4	4.45	4.51	v
$R_{DSON_Q1}$	Reverse blocking MOSFET on resistance	Pin to Pin		40	45	mΩ
R <sub>DSON_Q2</sub>	High side switching MOSFET on resistance	V <sub>cc</sub> =5V, Pin to Pin		65	70	mΩ
R <sub>DSON_Q3</sub>	Low side switching MOSFET on resistance	$V_{cc}$ =5V, Pin to Pin		68	73	mΩ
R <sub>DSON_Q4</sub>	V <sub>SYS</sub> to V <sub>BAT</sub> MOSFET on resistance	V <sub>VBAT</sub> =4.2V, Pin to Pin		28		mΩ
V <sub>FWD</sub>	Supplement mode Q4 forward voltage			30		mV
CHARGER MA	NAGEMENT					1
$V_{BATREG_RANGE}$	Regulation Charge Voltage		3.848		4.864	V
V <sub>BATREG_STEP</sub>	Charge Voltage step			8		mV
		VREG = 4.2V	4.179	4.2	4.221	V
		VREG = 4.344V	4.321	4.344	4.365	V
VBATREG	Charge Voltage	VREG = 4.128V	4.107	4.128	4.15	V
		VREG = 4.384V	4.362	4.384	4.4	V
		VREG = 4.432V	4.41	4.432	4.45	V
	Constant charging current range		0		1.26	А
I <sub>CC_STEP</sub>	Constant charging current step			20		mA
		I <sub>CC</sub> =240mA, V <sub>VBAT</sub> =3.1V-3.8V	0.216	0.24	0.264	Α
Icc	Constant charging current	I <sub>CC</sub> =720mA, V <sub>VBAT</sub> =3.1V-3.8V	0.685	0.72	0.756	Α
		I <sub>CC</sub> =1.26A, V <sub>VBAT</sub> =3.1V-3.8V	1.197	1.26	1.323	Α
V <sub>TC</sub>	Trickle charge to CC Charge	3V, Rising edge	2.9	3	3.1	V



	battery voltage threshold	Hysteresis		200		mV
		2.8V, Rising edge	2.7	2.8	2.9	V
		Hysteresis		300		mV
		Step		20		mA
		Range	20		320	mA
Ітс	Trickle charge current	I <sub>TC</sub> =60mA	30	60	90	mA
		I <sub>TC</sub> =180mA	150	180	207	mA
		Step		20		mA
		Range	20		320	mA
Iterm	Termination current	I <sub>TERM</sub> =20mA	10	20	30	mA
		I <sub>TERM</sub> =120mA	90	120	150	mA
		Falling edge	1.85	2	2.15	V
V <sub>BAT_SHORT</sub>	Battery short voltage	Hysteresis		200		mV
	Battery short charge current	V <sub>BAT</sub> <v<sub>BAT_SHORT, 30mA</v<sub>	23	30	33	mA
ISHORT		V <sub>BAT</sub> <v<sub>BAT_SHORT, 15mA</v<sub>	12	15	20	mA
	Recharge threshold below $V_{BAT\_REG}$	V <sub>BAT</sub> falling edge,100mV	70	100	130	mV
V <sub>RECHG</sub>		V <sub>BAT</sub> falling edge, 200mV	170	200	230	mV
ISYSLOAD	System discharge load current	V <sub>SYS</sub> =4.2V		30		mA
t <sub>TERM_DGL</sub>	Deglitch time for charge termination			250		ms
t <sub>RECH_DGL</sub>	Deglitch time for recharge			250		ms
t <sub>BATOCP_DGL</sub>	Battery over-current(10A) deglitch time to turn off Q4			100		us
t <sub>SYSOVP_DGL</sub>	System over-voltage deglitch time to turn off DCDC			1		us
$t_{\text{BATOVP}_{DGL}}$	Battery over-voltage deglitch time to disable charger			1		us
INPUT VOL	TAGE AND CURRENT REG	ULATION	1			1
		Range	3.9		8.4	V
VINDPM	Input voltage regulation limit	Step		100		mV
		Accuracy	-3		+3	%
VINDPM_VBAT	Input voltage regulation limit	V <sub>BAT</sub> =4V, V <sub>DPM_VBAT_TRACK</sub> =300mV	4.171	4.3	4.43	V



	tracking VBAT					
		Range	100		3200	mA
		Step		100		mA
	USB input current regulation	$V_{VBUS}$ =5V, $I_{INDPM}$ =500mA	450	470	500	mA
IINDPM	limit	$V_{VBUS}$ =5V, I <sub>INDPM</sub> =900mA	750	825	900	mA
		V <sub>VBUS</sub> =5V, I <sub>INDPM</sub> =1.5A	1.3	1.4	1.5	А
		V <sub>VBUS</sub> =5V, I <sub>INDPM</sub> =2.4A	2.2	2.3	2.4	А
I <sub>IN_START</sub>	Input current limit during system start-up sequence			200		mA
PROTECTION						
		Rising	103	104	105	%
$V_{VBAT_OVP}$	Battery over voltage threshold	Hysteresis		2		%
IBATOCP	Battery discharge over current threshold	100µs deglitch	8			А
PWM						
f <sub>SW</sub>	PWM switching frequency	VBUS= 9V, VBAT=4V, Isys= 2A	1320	1500	1690	kHz
D <sub>MAX</sub>	Maximum PWM duty cycle(Buck)			97		%
JEITA (BUCK	MODE)					•
V <sub>COLD</sub>	NTC cold temp (0°C) threshold	Rising	72.3	73.3	74.3	%
V COLD		falling	71	72	73	%
		5°C Rising	69.75	70.75	71.75	%
		5°C falling	68.2	69.2	70.2	%
		10°C Rising	67.25	68.25	69.25	%
V <sub>COOL</sub>	NTC cool temp threshold	10°C falling	65.95	66.95	67.95	%
		15°C Rising	64.25	65.25	66.25	%
		15°C falling	63.2	64.2	65.2	%
		20°C Rising	61.25	62.25	63.25	%
		20°C falling	60.2	61.2	62.2	%
		40°C Falling	47.25	48.25	49.25	%
		40°C Rising	48.3	49.3	50.3	%
		45°C Falling	43.75	44.75	45.75	%
V <sub>WARM</sub>	NTC warm temp threshold	45°C Rising	44.8	45.8	46.8	%
		50°C Falling	39.7	40.7	41.7	%
		50°C Rising	40.8	41.8	42.8	%
		55°C Falling	36.7	37.7	38.7	%



		55°C Rising	38	39	40	%
		Falling	33.2	34.2	35.2	%
V <sub>HOT</sub>	NTC hot temp (60°C) threshold	Rising	34.3 35.3 36.2			%
		REG05[0]=1, REG0C[7]=1		0		%
		REG05[0]=1, REG0C[7]=0		20		%
RATIO_COOL	ICC Ration during JEITA COOL	REG05[0]=0, REG0C[7]=0		50		%
		REG05[0]=0, REG0C[7]=1		100		%
		REG0C[5:4]=00		0		%
		REG0C[5:4]=01		20		%
RATIO_WARM	ICC Ration during JEITA WARM	REG0C[5:4]=10		50		%
		REG0C[5:4]=11		100		%
		REG07[4]=1, REG0C[6]=0		0		mV
	VBAT Regulation Voltage during	REG07[4]=1, REG0C[6]=1		50		mV
Vdelta_warm	JEITA WARM	REG07[4]=0, REG0C[6]=1		100		mV
		REG07[4]=0, REG0C[6]=0		200		mV
NTC (BOOST M	MODE)					
		Rising	79	80	81	%
V <sub>BCOLD</sub>	NTC cold temp threshold	falling	78	79	80	%
V <sub>BHOT</sub>		Falling	30.2	31.2	32.2	%
	NTC hot temp threshold	Rising	33.2	34.2	35.2	%
BOOST MODE	OPERATION					
		Range	3.9		5.4	V
$V_{\text{OTG}\_\text{REG}}$	Boost mode regulation voltage, controlled by BOOSTV[0:4]	Step		100		mV
		Accuracy, I <sub>VBUS</sub> =0A	-3		+3	%
		V <sub>BAT</sub> falling,2.8V	2.7	2.8	2.9	V
\ <i>\</i>	Battery voltage exiting boost	Hysteresis		200		mV
V <sub>BATLOW_OTG</sub>	mode	V <sub>BAT</sub> falling, 2.5V	2.4	2.5	2.6	V
		Hysteresis		300		mV
DOODT I IN		BOOST_LIM = 1.2A	1.2	1.4	1.6	Α
BOOST_LIM	OTG mode output current limit	BOOST_LIM = 0.5A	0.5	0.6	0.72	Α
V <sub>OTG_OVP</sub>	OTG overvoltage threshold	Rising	5.8	6	6.15	V
VCC LDO						
N		V <sub>BUS</sub> =9V, I <sub>VCC</sub> =40mA		5		V
V <sub>VCC</sub>	V <sub>cc</sub> LDO output voltage	V <sub>BUS</sub> =5V, I <sub>VCC</sub> =20mA	4.7			V
Ivcc	V <sub>cc</sub> current limit	VBUS=5V, $V_{VCC}$ = 3.8V, Charger disable	50			mA
LOGIC IO	1	1				1
V <sub>ILO</sub>	Input low threshold				0.4	V
V <sub>IHO</sub>	Input high threshold		0.9			V



/QON TIMINO	3					
t <sub>SHIPMODE</sub>	/QON low time to turn on BATFET and exit ship mode		0.9		1.3	s
t <sub>QON_RST</sub>	/QON low time to reset BATFET		8		12	s
t <sub>BATFET_RST</sub>	BATFET off time during full system reset		250		450	ms
$t_{\text{SHIPMODE}_\text{DLY}}$	Enter ship mode delay		8		15	s
DIGITAL CLO	OCK AND WATCHDOG TIMER		•			
t <sub>WDT</sub>	Watchdog timer			40		s
f <sub>SCL</sub>	SCL Clock frequency				400	kHz
SAFETY TIM	ER					
t <sub>TC</sub>	Safety timer for Trickle charge			2		hours
t <sub>CC/CV</sub>	Safety timer for CC and CV			10		hours
	T 011	Range	0		45	min
$t_{\text{TOP}_{OFF}}$	Top-Off timer	Step		15		min
VBUS Power	rup		1			
t <sub>VAC_OVP</sub>	V <sub>AC</sub> OVP reaction time			100		ns
t <sub>BADSRC</sub>	Bad adapter detection duration			30		ms
THERMAL R	EGULATION and SHUTDOWN		1			
T <sub>REG</sub>	Thermal regulation temperature	Temperature Increasing, TREG= 110°C (REG05[1] = 1)	110			°C
REG	memai regulation temperature	Temperature Increasing, TREG= 90°C(REG05[1] = 0)		90		°C
T <sub>SHUT</sub>	Thermal shutdown temperature		150		°C	
SHUT	Thermal shutdown hysteresis			30		°C
DP/DM Detec	ction(only for SC89619D)					
$V_{0P6_VSRC}$	DP/DM voltage source (0.6 V)		0.5	0.6	0.7	V
$V_{1P2\_VSRC}$	DP/DM voltage source (1.2 V)		1.1	1.2	1.3	V
$V_{\text{2P0}_{\text{VSRC}}}$	DP/DM voltage source (2.0 V)		1.9	2	2.1	V
$V_{2P7_VSRC}$	DP/DM voltage source (2.7 V)		2.6	2.7	2.8	V
$V_{3P3\_VSRC}$	DP/DM voltage source (3.3 V)		3.2	3.3	3.4	V
$V_{0P325\_VTH}$	DP/DM Input comparator threshold		0.25		0.4	V
$V_{1\text{P0}\_\text{VTH}}$	DP/DM Input comparator threshold		0.9		1.1	V
$V_{1P35\_VTH}$	DP/DM Input comparator threshold		1.25		1.45	v
$V_{\text{2P2\_VTH}}$	DP/DM Input comparator threshold		2.1		2.3	V
$V_{\rm 3P0\_VTH}$	DP/DM Input comparator threshold		2.9		3.1	V



	BC1.2 DP/DM source capability	0.6V output	250	μA
IDP/DM_SRC		3.3V output	250	μΑ
R <sub>DP/DM_PD</sub>	DP/DM pull down resistor		19.53	KΩ
I <sub>DP/DM_SINK</sub>	BC1.2 DP/DM sink current	50µA	50	μA

## **10 Feature Description**

#### 10.1 Power-On-Reset (POR)

The SC89619(D) powers internal bias circuits from the higher voltage of VBUS and VBAT. When VBUS rises above  $V_{VBUS\_UVLO}$  or VBAT rises above  $V_{VBAT\_UVLO}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. I2C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

## 10.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold, the BATFET turns on and connects battery to system. The VCC LDO stays off to minimize the quiescent current. The low  $R_{DSON}$  of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through BATFET (Supplement Mode). When the system is overloaded or shorted ( $I_{BAT} > I_{BATOCP}$ ), the device turns off BATFET immediately and set BATFET\_DIS bit to indicate BATFET is disabled until the input source plugs in again or one of the methods described in BATFET Enable (Exit Shipping Mode) is applied to re-enable BATFET.

#### **10.3 Power Up from Input Source**

When an input source is plugged in, the device checks the input source voltage to turn on VCC LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

- 1. Power up VCC LDO
- 2. Poor Source Qualification

3. Input Source Type Detection is based on DP/DM(for SC89619D) or PSEL(for SC89619) to set default input current limit (IINDPM) register or input source type

4. Input Voltage Limit Threshold Setting (VINDPM threshold)

5. Converter Power-up

#### 10.3.1 Power Up VCC LDO Regulation

The VCC LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The VCC also provides bias rail to NTC external resistors. The pull-up rail of STAT can be

connected to VCC as well. The VCC is enabled when all the below conditions are valid:

- VBUS above VBUSMIN, above VBAT + VSLEEP in buck mode
- VBUS below VBAT + VSLEEP in boost mode
- Above conditions are satisfied during 220ms delay

If any one of the above conditions is not valid, the device is in high impedance mode (HIZ) with VCC LDO off. The device draws less than  $I_{VBUS\_HIZ}$  from VBUS during HIZ state. The battery powers up the system when the device is in HIZ mode.

By setting EN\_HIZ bit to 1 with adapter, the device enters high impedance state (HIZ). In HIZ mode, the system is powered from battery even with good adapter present. The device is in the low input quiescent current state with Q1 RBFET, VCC LDO and the bias circuits off.

#### 10.3.2 Poor Source Qualification

After VCC LDO powers up, the device confirms the current capability of the input source. The input source must meet both of the following requirements to start the buck converter:

- VBUS voltage below V<sub>VAC\_OV</sub>
- VBUS voltage above V<sub>VBUSMIN</sub> when pulling I<sub>BADSRC</sub> (typical 30 mA)

Once the input source passes all the conditions above, the status register bit VBUS\_GD is set high and the /INT pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

#### 10.3.3 Input Source Type Detection (For SC89619D)

After the VBUS\_GD bit is set and VCC LDO is powered, the device runs input source detection through DP/DM. The SC89619(D) follows the USB Battery Charging Specification 1.2 (BC1.2) to detect input source (SDP/CDP/DCP) and non-standard adapter through USB DP/DM lines.

After input source type detection is completed, an /INT pulse is asserted to the host. In addition, the following registers and pin are changed:

1. Input Current Limit (IINDPM) register is changed to set current limit

2. PG\_STAT bit is set

3. VBUS\_STAT bit is updated to indicate USB or other input source

The host can over-write IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register. When AUTO\_DPDM\_EN is disabled, the Input Source Type Detection is bypassed.

The SC89619D contains a DP/DM based input source detection to set the input current limit when VBUS plug-in. The DP/DM detection includes standard USB BC1.2 and non-standard adapter. When input source is plugged in, the device starts standard USB BC1.2 detection. The USB BC1.2 is capable to identify Standard Downstream Port (SDP), Charging Downstream Port (CDP) and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer expires, the nonstandard adapter detection is applied to set the input current limit. The non-standard detection is used to distinguish vendor specific adapters (Apple and Samsung) based on their unique dividers on the DP/DM pins. If an adapter is detected as DCP, the input current limit is set at 2.4A. If an adapter is detected as unknown, the input current limit is set at 0.5A.




Figure 1. USB DP/DM Detection

DP/DM DETECTION	INPUT CURRENT LIMIT
USB SDP	500mA
USB CDP	1.5A
USB DCP	2.4A
Divider 1	2.1A
Divider 2	2A
Divider 3	1A
Divider 4	2.4A
Divider 5	ЗА
Unknown Adapter	500mA

Table 1. Input current limit setting from DP/DM Detection

After the input source detection, for SDP, CDP, DCP and Non-

standard adapters, DP/DM is forced to HIZ.

#### 10.3.4 Input Source Type Detection (For SC89619)

After the VBUS\_GD bit is set and VCC LDO is powered, the device runs input source detection through PSEL. The SC89619 sets input current limit through PSEL pins. After input source type detection is completed, an INT pulse is asserted to the host. In addition, the following registers and pin are changed:

4. Input Current Limit (IINDPM) register is changed to set current limit

5. PG\_STAT bit is set

6. VBUS\_STAT bit is updated to indicate USB or other input source

The host can over-write IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register.

#### 10.3.5 Input Voltage Limit Threshold Setting

The SC89619(D) supports wide range of input voltage limit (3.9 V – 8.4V). For USB, VINDPM is set at 4.5V. The device supports dynamic VINDPM tracking settings which tracks the battery voltage. This function can be enabled via the VINDPM \_TRACK [1:0] register bits. When enabled, the actual input voltage limit will be the higher of the VINDPM register and VBAT + VINDPM \_TRACK offset.

#### 10.3.6 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The SC89619(D) provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current is limited to is the lower of 200 mA or IINDPM register setting. After the system rises above 2.2 V, the device limits input current to the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The frequency oscillator keeps tight control of the switching frequency depends on conditions of input voltage, battery voltage, charge current.

The SC89619(D) switches to PFM control at light load or when battery is below minimum system voltage setting or charging is disabled.



#### 10.4 Boost Mode Operation from Battery

The SC89619(D) supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500 mA output requirement. The maximum output current is up to 1.2 A. The boost operation can be enabled if the conditions are valid:

- 1. VBAT above VBATLOW\_OTG
- 2. VBUS less than VBAT + VSLEEP
- 3. OTG\_CFG is enabled and CHG\_CFG is disabled
- 4. Battery is not in BCOLD and BHOT.
- 5. Above conditions are satisfied during 30ms delay.

During boost mode, the status register VBUS\_STAT bits is set to 111, the VBUS output is 5V and the output current can reach up to 1.2 A, selected through I2C (BOOST\_LIM bit). The boost output is maintained when BAT is above  $V_{BATLOW_OTG}$  threshold.

In boost mode, the device employs a 500kHz or 1.5MHz (selectable using BOOST\_FREQ bit) step-up switching regulator based on system requirements. To avoid frequency change during boost mode operations, write to boost frequency configuration bit (BOOST\_FREQ) is ignored when OTG\_CFG is set.

#### 10.5 Host Mode and Default Mode

The SC89619(D) is a host-controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode.

When the charger is in default mode, WD\_FAULT bit is HIGH. When the charger is in host mode, WD\_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings. In default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load.

Writing reg transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer expires (WD\_FAULT bit = 1), the device returns to default mode and all registers are reset to

default values except IINDPM, VINDPM, BATFET\_RST\_EN, BATFET\_DLY, and BATFET\_DIS bits.




Figure 2. Watch dog

#### 10.6 NVDC Power Path Management

The SC89619(D) accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (VSYS) from input source (VBUS), battery (VBAT), or both.

#### 10.6.1 Battery Charging Management

The SC89619(D) charges 1-cell Li-Ion battery with up to 3A charge current for high capacity battery. The low Rdson BATFET improves charging efficiency and minimize the voltage drop during discharging.

#### 10.6.1.1 Autonomous Charging Cycle

With battery charging is enabled (CHG\_CFG bit = 1 and /CE pin is LOW), the device autonomously completes a charging cycle without host involvement. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I2C.

Charging Parameters	Default Value
Charging Voltage	4.2V
CC Current	0.68A
TC Current	60mA
Termination Current	60mA
Battery Temperature Profile	JEITA
Safety Timer	TC:2hours, CC/CV:10hours

#### Table 2. Charging Parameter Default Setting

A new charge cycle starts when the following conditions are valid:

Converter starts

## SC89619(D) DATASHEET

- Battery charging is enabled (CHG\_CFG bit =1, Icc is not 0A and /CE is low)
- No NTC COLD or HOT fault
- No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit=0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle /CE pin or CHG\_CFG bit can initiate a new charging cycle. Adapter removal and re-plug in will also start a new charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting STAT\_DIS=1. in addition, the status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-trickle charge, 10-fast charge (constant current and constant voltage mode), 11-end of charger. Once a charging cycle is completed, an INT is asserted to notify the host.

STAT status	IC working status						
Low	Normal charging (TC/CC/CV/Recharge)						
High	End of charging (EOC, top off timer maybe running), charge disable, sleep mode, Boost Mode						
1Hz Blinking	Charge suspend (VAC OVP, NTC COLD/HOT, Safety timer out, VBAT OVP). Boost Mode suspend (NTC/COLD/HOT)						

#### Table 3. STAT Pin status

#### 10.6.1.2 Battery Charging Profile

The SC89619(D) charges the battery in five phases: battery short, TC, CC, CV, and top-off charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

V <sub>VBAT</sub>	Charging current	Default value	CHRG_STAT	
<2.2V	I <sub>SHORT</sub>	15mA	01	
2.2V to 2.8V	I <sub>TC</sub>	60mA	01	
>2.8V	I <sub>cc</sub>	0.68A	10	

#### Table 4. Charging Current Setting

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. in this case, termination is temporarily disabled and the charging safety timer is doubled.




Figure 3. Battery Charging Profile

#### 10.6.1.3 End of Charge

The SC89619(D) terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the status register CHRG\_STAT is set to 11, and an /INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to EN\_TERM bit prior to charge termination.

At low termination currents (60mA), due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target. in order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The termination timer will follow safety timer constraints, such that if safety timer is suspended, so will the termination timer. Similarly, if safety timer is doubled, so will the termination timer. TOPOFF\_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG\_STAT and TOPOFF\_ACTIVE to find out the termination status.

Top off timer gets reset at one of the following conditions:

- 1. Charge disable to enable
- 2. Termination status low to high
- 3. REG\_RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value

after termination will have no effect unless a recharge cycle is initiated. An /INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

#### 10.6.1.4 NTC in Buck mode

The SC89619(D) monitors the battery cell's temperature through NTC pin. It monitors the NTC voltage. Once it detects the temperature is below 0°C or higher than 60°C, the IC will stop charging. Below shows the NTC operation summary.

V <sub>NTC</sub>	Temperature	Operation
V <sub>NTC</sub> > V <sub>COLD</sub>	T < 0°C	Stop charging
V <sub>COLD</sub> >V <sub>NTC</sub> > V <sub>COOL</sub>	0°C < T < 10°C	0/0.5/0.2/1 CC current
V <sub>COOL</sub> >V <sub>NTC</sub> > V <sub>WARM</sub>	10°C < T < 45°C	Normal charging
V <sub>WARM</sub> > V <sub>NTC</sub> > V <sub>HOT</sub>	45°C < T < 60°C	CV/CV-50m/CV- 100mV/CV-200mV
		0/0.5/0.2/1 CC current
V <sub>NTC</sub> < V <sub>HOT</sub>	T > 60°C	Stop charging






Figure 4. NTC function

#### 10.6.1.5 NTC in Boost mode

For battery protection during boost mode, the SC89619(D) monitors the battery temperature to be within the  $V_{BCOLD}$  to  $V_{BHOT}$  thresholds. When temperature is outside of the temperature thresholds, the boost mode is suspended. In additional, VBUS\_STAT bits are set to 000 and NTC\_FAULT is reported. Once temperature returns within thresholds, the boost mode is recovered and NTC\_FAULT is cleared.

#### 10.6.1.6 Safety Timer

The SC89619(D) has built-in safety timer to prevent extended

charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below  $V_{TC}$  threshold and 5/10 hours when the battery is higher than  $V_{TC}$  threshold.

The user can program CC/CV charge safety timer through I2C (CHG\_TIMER bits). When safety timer expires, the fault register CHRG\_FAULT bits are set to 11 and an /INT is asserted to the host. The safety timer feature can be disabled through I2C by setting EN\_TIMER bit.

During input voltage, current, JEITA cool/warm or thermal regulation, the safety timer will double as the setting value. The timer double function can be disable by writing 0 to TMR2X\_EN bit.

During the fault (BAT\_FAULT, NTC\_FAULT), timer is suspended. Once the fault goes away, timer resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle CE pin or CHG\_CFG bit).

#### 10.6.2 NVDC Architecture

The SC89619(D) deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by VSYS\_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 250mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the V<sub>DS</sub> of BATFET.

When the battery charging is disabled and above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50mV above battery voltage. The status register VSYS\_STAT bit goes high when the system is in minimum system voltage regulation.






Figure 5. System Voltage vs Battery Voltage

#### 10.6.2.1 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IIDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM\_STAT or IINDPM\_STAT goes high. Below figure shows the DPM response with 5V/2A adapter, 3.2V battery, 2.8A charge current and 3.5V minimum system voltage setting.




Figure 6. DPM Response

#### 10.6.2.2 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET  $V_{DS}$  stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce  $R_{DSON}$  until the BATFET is in full conduction. At this point onwards, the BATFET  $V_{DS}$  linearly increases with discharge current. BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.




Figure 7. BATFET V-I Curve

## SC89619(D) DATASHEET

### 10.7 Shipping Mode and /QON Pin

#### 10.7.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set BATFET\_DIS bit, the charger can turn off BATFET immediately or delay by t<sub>SHIPMODE\_DLY</sub> as configured by BATFET\_DLY bit.

#### 10.7.2 BATFET Enable(Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET\_DIS, one of the following events can enable BATFET to restore system power:

1. Plug in adapter

2. Clear BATFET\_DIS bit

3. Set REG\_RST bit to reset all registers including BATFET\_DIS bit to be default 0

4. A logic high to low transition on /QON pin with  $t_{\text{SHIPMODE}}$  deglitch time to enable BATFET to exit shipping mode

#### 10.7.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plug-in. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. The /QON pin supports push-button interface to reset system power without host by changing the state of BATFET.

When the /QON pin is driven to logic low for  $t_{QON_RST}$  while input source is not plugged in and BATFET is enabled (BATFET\_DIS = 0), the BATFET is turned off for  $t_{BATFET_RST}$ and then it is re-enabled to reset system power. This function can be disabled by setting BATFET\_RST\_EN bit to 0.

#### 10.7.4 /QON Pin Operations

The /QON pin incorporates two functions to control BATFET.

1. BATFET Enable: A /QON logic transition from high to low with longer than  $t_{\text{SHIPMODE}}$  deglitch turns on BATFET and exit shipping mode.

2. BATFET Reset: When /QON is driven to logic low by at least  $t_{QON_RST}$  while adapter is not plugged in (and BATFET\_DIS = 0), the BATFET is turned off for  $t_{BATFET_RST}$ . The BATFET is re-enabled after  $t_{BATFET_RST}$  duration. This function allows systems connected to SYS to have power-on-reset. This function can be disabled by setting

BATFET\_RST\_EN bit to 0. BATFET full system reset functions can work either with or without adapter present. If BATFET\_RST\_WVBUS=1, the system reset function starts after  $t_{QON_RST}$  when /QON pin is pushed to LOW. Once the reset process starts, the device first goes into HIZ mode to turn off the converter, and then power cycles BATFET. If BATFET\_RST\_WVBUS=0, the system reset function doesn't start till  $t_{QON_RST}$  after QON pin is pushed to LOW and adapter is removed. After BATFET full system reset is complete, the device will power up again if EN\_HIZ is not set to 1 before the system reset.




Figure 8. SC89619(D) /QON Timing

#### 10.8 Power Good Indicator

The PG\_STAT bit goes HIGH to indicate a good input source when:

- VBUS above VVAC\_UVLO below VVAC\_OVP
- VBUS above VBAT+V<sub>SLEEP</sub> (not in sleep)
- VBUS above V<sub>VBUSMIN</sub> (typical 3.7V) when I<sub>BADSRC</sub> (typical 30 mA) current is applied (not a poor source)
- Completed input Source Type Detection

#### 10.9 /INT

The SC89619(D) also has an alert mechanism that can output an interrupt signal via /INT to notify the system of the operation by outputting a 256µs low-state INT pulse. All the below events can trigger an /INT output:

- USB/adapter source identified
- Good input source detected as described in power good indicator
- Input Removed
- Charge Complete

## SC89619(D) DATASHEET

- Enter and Exit top off timer
- VINDPM/IINDPM event detected (can be masked)
- Watchdog timer out, Safety timer out, OTG fault(VBUS overload, VBUS OVP, VBAT < V<sub>BATLOW\_OTG</sub>), VBAT OVP, NTC COLD/HOT(Buck and Boost mode), Thermal shutdown, VAC OVP, VBUS<V<sub>VBUSMIN</sub>

When a fault occurs, the charger device sends out /INT and keeps the fault state in REG until the host reads the fault register. The /INT signal can be masked when the corresponding control bit is set. When a fault/status change occurs, the charger device sends out an /INT pulse and keeps the state in REG09 until the host reads the registers. To read the current status, the host has to read REG09 two times consecutively. The first read reports the pre-existing register status and the second read reports the current register status.

After the /INT 256us low state pulse, there has a 256us high state blocking time, if the /INT event occurs during the blocking time, the INT will send out the low state pulse after the blocking time. If the INT event occurs during the 256us low state, the INT will not send out the low state pulse but related state register still works.




Figure 9. /INT Pulse

#### 10.10 Protections

#### 10.10.1 Voltage and Current Monitoring in Buck Mode

#### 10.10.1.1 Input Over voltage (ACOVP)

If VBUS voltage exceeds V<sub>VAC\_OV</sub> (programmable via VAC\_OVP[2:0] bits), the device stops switching immediately. During input over voltage event (ACOV), the fault register CHRG\_FAULT bits are set to 01. An /INT pulse is asserted to the host. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold.

#### 10.10.1.2 System Over Voltage Protection (VSYSOVP)

The charger device clamps the system voltage during load

transient so that the components connect to system would not be damaged due to high voltage. SYSOVP threshold is 106% above target VSYS. Upon SYSOVP, converter stops switching immediately to clamp the overshoot. The charger provides 30mA discharge current to bring down the system voltage.

#### 10.10.2 Voltage and Current Monitoring in Boost Mode

#### 10.10.2.1 VBUS Soft Start

When the boost function is enabled, the device soft-starts boost mode to avoid inrush current.

#### 10.10.2.2 VBUS Over Load Protection

The device monitors boost output voltage and other conditions to provide output short circuit and over voltage protection. The Boost build in accurate constant current regulation to allow OTG to adaptive to various types of load. If short circuit is detected on VBUS, the Boost turns off and retry 7 times. If retries are not successful, OTG is disabled with OTG\_CFG bit cleared. In addition, the BOOST\_FAULT bit is set and /INT pulse is generated. The BOOST\_FAULT bit can be cleared by host by re-enabling boost mode.

#### 10.10.2.3 VBUS Over Voltage Protection

When the VBUS voltage rises above regulation target and exceeds  $V_{OTG_OVP}$ , the device enters over voltage protection which stops switching, clears OTG\_CFG bit and exits boost mode. At Boost over voltage duration, the fault register bit (BOOST\_FAULT) is set high to indicate fault in boost operation. An INT is also asserted to the host.

#### 10.10.3 Thermal Regulation and Thermal Shutdown

#### 10.10.3.1 Thermal Protection in Buck Mode

The SC89619(D) monitors the internal junction temperature T<sub>J</sub> to avoid overheat the chip and limits the IC surface temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110  $^{\circ}$ C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM\_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds  $T_{SHUT}(150^{\circ}C)$ . The fault register CHRG\_FAULT is set to 1 and an INT is asserted to the host. The BATFET and converter is

enabled to recover when IC temperature is  $T_{SHUT_HYS}$  (30°C) below  $T_{SHUT}$ (150°C).

#### 10.10.3.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds  $T_{SHUT}$  (150°C), the boost mode is disabled by setting OTG\_CFG bit low. When IC junction temperature is below  $T_{SHUT}(150^{\circ}C) - T_{SHUT_HYS}$  (30°C), the BATFET is enabled automatically to allow system to restore and the host can re-enable OTG\_CFG bit to recover.

#### 10.10.4 Battery Protection

#### 10.10.4.1 Battery Over voltage Protection (VBATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charging. The fault register BAT\_FAULT bit goes high and an /INT is asserted to the host.

#### 10.10.4.2 Battery Over discharge Protection

When battery is discharged below  $V_{BAT_DPL}$ , the BATFET is turned off to protect battery from over discharge. To recover from over-discharge latch-off, an input source plug-in is required at VBUS. The battery is charged with I<sub>SHORT</sub> (typically 50mA) current when the VBAT < V<sub>BAT\_SHORT</sub>.

#### 10.10.4.3 System Over current Protection

When the system is shorted or significantly overloaded (IBAT >  $I_{BATOCP}$  for 100us deglitch) so that the current exceeds BATFET over current limit, the BATFET latches off. Set BATFET Enable (Exit Shipping Mode) can reset the latch-off condition and turn on BATFET.

### 10.11 I2C Interface

#### 10.11.1 I2C Interface

The IC features I2C interface, so the MCU or controller can control the IC flexibly. The 7-bit I2C address of the chip is 0x6A(SC89619(D)). The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The I2C interface supports both standard mode (up to 100kbits) and fast mode (up to 400k bits with 5 k $\Omega$  pull up resistor at SCL pin and SDA pin respectively).

#### 10.11.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 10. Bit transfer on the I2C bus

#### 10.11.3 START and STOP Conditions

All transactions begin with a START (S) and are terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is busy after the START condition. The bus is free again a certain time after the STOP condition.




Figure 11. START and STOP conditions

#### 10.11.4 Byte Format

Every byte put on the SDA line must be eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.




Figure 12. Data transfer on the I2C bus

# 10.11.5 Acknowledge (ACK) and Not Acknowledge (NACK)


The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. During data is transferred, the master can either be the transmitter or the receiver. No matter what it is, the master generates all clock pulses, including the acknowledge ninth clock pulse.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

#### 10.11.6 The slave address and R/W bit

Data transfers follow the format shown in below. After the START condition (S), a slave address is sent. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W) — a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition.



## SC89619(D) DATASHEET

#### Figure 13. complete data transfer



#### Figure 14. The first byte after the START procedure

#### 10.11.7 Single Read and Write





Figure 16. Single Read

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

#### 10.11.8 Multi-Read and Multi-Write

The IC supports multi-read and multi-write for continuous registers.




Figure 18. Multi-Read



## 11 Register Map

ADDR	Name	R/W	Default	Bit7	Bit6	Bit5		Bit4	Bit3	Bit2	Bit1	Bit0	
00H	IINDPM	RW	00000100	EN_HIZ	EN_STAT	Γ_PIN				IINDPM			
01H	CTL1	RW	00011010	PFM_DIS	WD_RST	OTG_CFG		CHG_CFG		VSYS_MIN		VBATLOW_OTG	
02H	ICC	RW	1X100010	BOOST_LIM	Reserved				IC	С			
03H	ITC&ITERM	RW	00100010			ITC				ITER	М		
04H	VBAT_REG	RW	01011000			VBAT_R	EG			TOP OFF TI	MER	VRECHG	
05H	CTL2	RW	10011111	EN_TERM	Reserved		TWI	כ	EN_TIMER	CHG_TIMER	TREG	JEITA_COOL_ISE T	
06H	VINDPM&BOOSTV&O VP	RW	01100110	VAC_C	OVP	BOOSTV[2:1]			VINDF				
07H	CTL3	RW	01000100	FORCE_DPDM (PSEL)	TMR2X_EN	BATFET_ DIS	JEITA	_WARM_VSET1	BATFET_DLY	Y BATFET_RST_E VINDPM_TRAC		PM_TRACK	
08H	STAT1	R	XXXXXXXX	Ň	/BUS_STAT			CHRG_ST	AT	PG_STAT	THERM_S TAT	VSYS_STAT	
09H	FAULT	R	XXXXXXXX	WD_FAULT	BOOST_FA ULT	С	HRG_F	AULT	BAT_FAULT NTC_FAU		NTC_FAULT	C_FAULT	
0AH	STAT2	RW	XXXXXX00	VBUS_GD	VINDPM_ST AT	IINDPM_S TAT		CV_STAT	TOP OFF ACTIVE	ACOV_STAT	VINDPM_I NT_MASK	IINDPM_INT_MAS K	
0BH	REG_RST&DEV&PN	RW	00010X00	REG_RST			PN		Reserved	DE\	/_VERSION		
0CH	JEITA	RW	00110101	JEITA_COOL_I SET2	JEITA_WARM_ VSET2	JEI	ITA_WA	RM_ISET	JEITA_C	OOL_TEMP	JEITA_	WARM_TEMP	
0DH	CTL4	RW	00100100	VBAT_F	REG_FT	BOOST_NTC_HOT_TEMP		BOOST_NTC_ COLD_TEMP	BOOSTV [3]	BOOSTV [0	] ISHORT		
0EH	CTL5	RW	1X110010	VTC	INPUT_DET_D ONE	D AUTO_DPDM_ BUCK_FREQ		BOOST_FREQ	VSYSOVP		NTC_DIS		
80H	CTL6	RW	0xxxxxx	BATFET_RST_ WVBUS	Reserved								
82H	CTL7	R	xxxxxx0	Reserved								OTG_VBUS_pl ug-in	

Note: Passwords are required to get access to registers 0x80 and 0x82;



# 11.1 <u>REG 00H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	EN_HIZ	0	Y	Y	Enable HI-Z Mode 0: Disable 1: Enable	Register bits are reset to default value when input source is plug-in.
6	R/W	EN_STAT_PIN	0	Y	N	00: Enable STAT Pin Function 01: Reserved	
5	R/W		0	Y	N	10: Reserved 11: Disable STAT Pin Function	
4	R/W		0	Y	N	1600mA	Input current limit Offset: 100 mA
3	R/W		0	Y	N	800mA	Range: 100 mA (000000) – 3.2A (11111)
2	R/W	IINDPM	1	Y	N	400mA	
1	R/W		0	Y	N	200mA	
0	R/W		0	Y	N	100mA	



# 11.2<u>REG 01H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	PFM_DIS	0	Y	N	0: Enable PFM 1: Disable PFM	
6	RW1C	WD_RST	0	Y	Y	0: Normal 1: Reset	
5	R/W	OTG_CFG	0	Y	Y	0: OTG Disable 1: OTG Enable	
4	R/W	CHG_CFG	1	Y	Y	0: Charge Disable 1: Charge Enable	
3	R/W		1	Y	Ν	000:2.6V 001:2.8V 010:3.0V	
2	R/W	VSYS_MIN	0	Y	Ζ	011:3.2V 100:3.4V 101:3.5V 110:3.6V	
1	R/W		1	Y	Ν	111:3.7V	
0	R/W	VBATLOW_OT G	0	Y	Ν	0: 2.8V 1: 2.5V	



# 11.3 <u>REG 02H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	BOOST_LIM	1	Y	Y	0: 0.5A 1: 1.2A	
6	R/W	Reserved					
5	R/W		1	Y	Y	640mA	CC charge current:
4	R/W		0	Y	Y	320mA	Default: 680mA (100010) Range: 0 mA (0000000) – 1260
3	R/W	ICC	0	Y	Y	160mA	mA (111111)
2	R/W	100	0	Y	Y	80mA	Note: ICHG = 0 mA disable charge.
1	R/W		1	Y	Y	40mA	
0	R/W		0	Y	Y	20mA	



# 11.4<u>REG 03H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W		0	Y	Y	160mA	Trialda Orana del insite
6	R/W	ITC	0	Y	Y	80mA	Trickle Current Limit Offset: 20mA
5	R/W	пс	1	Y	Y	40mA	Range: 20mA – 320mA Default: 60mA (0010)
4	R/W		0	Y	Y	20mA	
3	R/W		0	Y	Y	160mA	Termination Current Limit
2	R/W	ITERM	0	Y	Y	80mA	Offset: 20mA
1	R/W		1	Y	Y	40mA	Range: 20mA – 320mA
0	R/W		0	Y	Y	20mA	Default: 60mA (0010)



# 11.5<u>REG 04H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W		0	Y	Y	512mV	
6	R/W		1	Y	Y	256mV	Charge Voltage Limit Offset: 3.848V
5	R/W	VBAT_REG	0	Y	Y	128mV	Range: 3.848V-4.864V Default: 4.2V (01011)
4	R/W		1	Y	Y	64mV	VBAT_REG also can be adjusted
3	R/W		1	Y	Y	32mV	through VBAT_REG_FT
2	R/W	TOP OFF TIMER	0	Y	Y	00: Disable; 01: 15mins;	
1		0	Y	Y	10: 30mins; 11:45mins		
0	R/W	VRECHG	0	Y	Y	0:100mV 1:200mV	



# 11.6<u>REG 05H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	EN_TERM	1	Y	Y	Charging Termination Enable 0 – Disable 1 – Enable (default)	
6	R/W	Reserved					
5	R/W	Тур	0	Y	Y	I2C Watchdog Timer Setting 00 – Disable watchdog timer 01 – 40s (default)	
4	R/W		1	Y	Y	10 – 80s 11 – 160s	
3	R/W	EN_TIMER	1	Y	Y	Charging Safety Timer Enable 0 – Disable 1 – Enable (default)	
2	R/W	CHG_TIMER	1	Y	Y	0:5hrs 1:10hrs	
1	R/W	TREG	1	Y	Y	0.90°C 1:110°C	
0	R/W	JEITA_COOL_IS ET1	1	Y	Y	0: 50% of ICC 1: 20% of ICC (default)	



# 11.7 <u>REG 06H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	VAC_OVP	0	Y	Ν	00 :5.8V 01: 6.4 V	
6	R/W		1	Y	Ν	10: 11V 11: 14.2 V	
5	R/W	BOOSTV [2]	1	Y	Ν	400mV	Offset:3.9V Default: 5.1V BOOSTV = Offset + 100mV x
4	R/W	BOOSTV [1]	0	Y	Ν	200mV	BOOSTV[0:3]
3	R/W		0	Y	Ν	800mV	Absolute VINDPM Threshold Offset: 3.9 V
2	R/W	VINDPM	1	Y	N	400mV	Range: 3.9 V (0000) – 5.1 V (1100) Default: 4.5V (0110) Special value: 1111: 8.4V
1	R/W		1	Y	N	200mV	1110: 8.2V 1101: 8V Register bits are reset to default value when input source is plug-in
0	R/W		0	Y	Ν	100mV	



# 11.8<u>REG 07H</u>

Bit	Туре	Bit Name	POR	Reset by REG_ RST	Reset by WDT	Description	Notes
7	RW1C	FORCE_DP DM(PSEL)	0	Y	Y	Force DP/DM(PSEL) Detection 0 – Not in DP/DM(PSEL) detection (default) 1 – Force DP/DM(PSEL) detection	
6	R/W	TMR2X_EN	1	Y	Y	Safety Timer Setting during DPM or Thermal Regulation 0 – Safety timer not slowed by 2X during input DPM or thermal regulation or JEITA 1 – Safety timer slowed by 2X during input DPM or thermal regulation or JEITA (default)	
5	R/W	BATFET_DI S	0	Y	N	0: Allow Q4 turn on 1: Turn off Q4	Register bits are reset to default value when input source is plug-in.
4	R/W	JEITA_WAR M_VSET1	0	Y	Y	0: VREG-200mV 1: VREG	
3	R/W	BATFET_DL Y	0	Y	N	0: Turn off BATFET immediately when BATFET_DIS bit is set 1: Turn off BATFET after t <sub>SHIPMODE_DLY</sub> (typ.10s) when BATFET_DIS bit is set	
2	R/W	BATFET_RS T_EN	1	Y	Y	0: Disable BATFET reset function 1: Enable BATFET reset function	
1	R/W	VINDPM_TR ACK	0	Y	Ν	00: Disable; 01: VBAT+200mV;	Register bits are reset to default value when input
0	R/W	AOR	0	Y	Ν	10: VBAT+250mV; 11: VBAT+300mV	source is plug-in.



# 11.9<u>REG 08H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R		х	NA	NA	VBUS Status register 000: No Input	
6	R		х	NA	NA	001: USB Host SDP 010: USB CDP (1.5A)	
5	R	VBUS_STAT	x	NA	NA	011: USB DCP (2.4A) 100: Reserved 101: Unknown Adapter (500mA) 110: Non-Standard Adapter (1A/2A/2.1A/2.4A) 111: OTG	
4	R		х	NA	NA	Charging status:	
3	R	CHRG_STAT	x	NA	NA	00: Not Charging 01: TC-charge (< V⊤c) 10: Fast Charging 11: Charge Termination	
2	R	PG_STAT	х	NA	NA	Power Good status: 0: Power Not Good 1: Power Good	
1	R	THERM_STAT	х	NA	NA	0: Not in thermal loop 1: In thermal loop	
0	R	VSYS_STAT	х	NA	NA	0: Not in VSYSMIN regulation 1: In VSYSMIN regulation	



## 11.10<u>REG 09H</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R	WD_FAULT	х	NA	NA	0: Normal 1: Watchdog timer expiration	
6	R	BOOST_FAULT	x	NA	NA	0: Normal 1: VBUS overloaded in OTG, or VBUS OVP, or battery is too low (any conditions that we cannot start boost function)	
5	R	CHRG_FAULT	х	NA	NA	00: Normal; 01: Input fault (VAC OVP or VBAT < VBUS < 3.8 V);	
4	R		х	X NA	NA	10: Thermal shutdown; 11: Charge Safety Timer Expiration	
3	R	BAT_FAULT	х	NA	NA	0: Normal 1: BATOVP	
2	R		x	NA	NA	NTC Fault Status Buck Mode: 000 – Normal 010 – TS Warm	
1	R	NTC_FAULT	x	NA	NA	011 – TS Cool 101 – TS Cold 110 – TS Hot Boost Mode: 000 – Normal	
0	R		х	NA	NA	101 – TS Cold 110 – TS Hot	



# 11.11<u>REG 0AH</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R	VBUS_GD	х	NA	NA	0: VBUS Not Attached 1: VBUS Attached	
6	R	VINDPM_STAT	х	NA	NA	0: Not in VIINDPM LOOP 1: In VINDPM LOOP	
5	R	IINDPM_STAT	х	NA	NA	0: Not in IIINDPM LOOP 1: In IINDPM LOOP	
4	R	CV_STAT	х	NA	NA	0: Not in CV LOOP 1: In CV LOOP	
3	R	TOP OFF ACTIVE	х	NA	NA	0: Top off Timer not Counting 1: Top off Timer Counting	
2	R	ACOV_STAT	х	NA	NA	0: Not in VAC OVP 1: In VAC OVP	
1	R/W	VINDPM_INT_MAS K	0	Y	Ν	0: Allow VINDPN INT PULSE 1: Mask VINDPM INT PULSE	
0	R/W	IINDPM_INT_MAS K	0	Y	Ν	0: Allow IINDPN INT PULSE 1: Mask IINDPM INT PULSE	



# 11.12<u>REG 0BH</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW1C	REG_RST	0	NA	NA	Register Reset 0 – Keep current register setting (default) 1 – Reset to default register value and	
						reset safety timer	
6	R		0	NA	NA		
5	R	PN	0	NA	NA	0010- 5090610/D)	
4	R		1	NA	NA	0010: SC89619(D)	
3	R		0	NA	NA		
2	R	Reserved	х	NA	NA		
1	R	DEV_VERSION	0	NA	NA		
0	R		0	NA	NA		



# 11.13<u>REG 0CH</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW	JEITA_COOL_ISET	0	Y	Y	CC current setting during cool temperature range, as percentage of ICC 0: Depend on JEITA_COOL_ISET1 1: 100% of ICC (JEITA_COOL_ISET1 = 0) No charge (JEITA_COOL_ISET1 = 1)	
6	RW	JEITA_WARM_VSE T2	0	Y	Y	Warm charge voltage setting 0: Depend on JEITA_WARM_VSET1 1: VREG - 100mV (JEITA_WARM_VSET1 = 0) VREG -50mV (JEITA_WARM_VSET1 = 1)	
5	RW		1	Y	Y	CC charge current setting during warm temperature range as percentage of ICC	
4	RW	JEITA_WARM_ISE T	1	Y	Y	00 – No Charge 01 – 20% of ICC 10 – 50% of ICC 11 – 100% of ICC (default)	
3	RW	JEITA_COOL_TEM	0	Y	Y	00 = 70.75% (5°C) 01 = 68.25% (10°C) (default)	
2	RW	P	1	Y	Y	10 = 65.25% (15°C) 11 = 62.25% (20°C)	
1	RW		0	Y	Y	00 = 48.25% (40°C) 01 = 44.75% (44.5°C) (default)	
0	RW	JEITA_WARM_TE MP	1	Y	Y	10 = 44.75% (44.5 °C) (default) 10 = 40.75% (50.5°C) 11 = 37.75% (54.5°C)	



# 11.14<u>REG 0DH</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW	VBAT_REG_FT	0	Y	Y	00: VBAT_REG 01: VBAT_REG+8mV	VBAT_REG fine tuning.
6	RW		0	Y	Y	10: VBAT_REG+16mV 11: VBAT_REG+24mV	
5	RW	BOOST_NTC_HOT	1	Y	Y	00:37.75%; 01:34.75%;	
4	RW	_TEMP	0	Y	Y	10:31.25%;(default) 11: REV	
3	RW	BOOST_NTC_COL D_TEMP	0	Y	Y	0:80%(default) 1:77%	
2	RW	BOOSTV[3]	1	Y	Ν	800mV	Offset: 3.9V Default: 5.1V
1	RW	BOOSTV[0]	0	Y	Ν	100mV	BOOSTV = Offset + 100mV x BOOSTV[0:3]
0	RW	ISHORT	0	Y	Ν	0: 15mA 1: 30mA	



# 11.15<u>REG 0EH</u>

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW	VTC	1	Y	N	TC to CC Threshold: 0: 3V 1: 2.8V	
6	R	INPUT_DET_DONE	х	NA	NA	0: Normal 1: DPDM Detection Done	
5	RW	AUTO_DPDM_EN	1	Y	Ν	Automatic DP/DM Detection Control 0 –Disable DP/DM detection when VBUS is plugged in 1 –Enable DP/DM detection when VBUS is plugged in (default)	
4	RW	BUCK_FREQ	1	Y	Y	0: 1MHz 1: 1.5MHz	
3	RW	BOOST_FREQ	0	Y	Y	Boost Mode Frequency Selection 0 – 1.5MHz 1 – 500KHz Note: Write to this bit is ignored when OTG_CFG is enabled.	
2	RW		0	Y	Y	00: 104%	
1	RW	VSYSOVP	1	Y	Y	01: 106% 10: 108% 11: 110%	
0	RW	NTC_DIS	0	Y	N	<ul> <li>0: Include NTC pin into charger and boost mode function</li> <li>1: Ignore NTC pin. Always consider NTC is good to allow charging and boost mode.</li> </ul>	



# 11.16<u>REG 80H</u>

Bit	Туре	Bit Name	POR	Reset by REG_ RST	Reset by WDT	Description	Notes
						Start BATFET full system reset with or without adapter present.	
7	RW	BATFET_RST_ WVBUS	0	Y	N	0 – Start BATFET full system reset after adapter is removed from VBUS. (default)	
						1 – Start BATFET full system reset when adapter is present on VBUS.	
6		Reserved					
5		Reserved					
4		Reserved					
3		Reserved					
2		Reserved					
1		Reserved					
0		Reserved					




## 11.17 REG 82H

Bit	Туре	Bit Name	POR	Reset by REG_ RST	Reset by WDT	Description	Notes
7		Reserved					
6		Reserved					
5		Reserved					
4		Reserved					
3		Reserved					
2		Reserved					
1		Reserved					
0	R	OTG_VBUS_plug- in	0	NA	NA	In OTG mode, VBUS plug-in indicator: 0: normal; 1: VBUS plug-in during OTG mode;	




## **12 MECHANICAL DATA**





## **RECOMMENDED FOOTPRINT (Unit mm)**





#### **Important Notice and Disclaimer**

Southchip Semiconductor Technology (Shanghai) Co., Ltd. and its subsidiaries ("SOUTHCHIP") provides technical and reliability data (including datasheets), design resources (including reference designs, software), application or other design advice and other resources ("Resources") "AS IS" AND WITH ALL FAULTS.

The Resources are intended for skilled developers designing with SOUTHCHIP's products. SOUTHCHIP may provide but **DISCLAIMS WARRANTY FOR** SOUTHCHIP's technical support or design services for the customers. Customers are solely responsible for (1) selecting and using the appropriate SOUTHCHIP's products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. SOUTHCHIP **DISCLAIMS RESPONSIBILITY FOR** any claims, damages, costs, losses, liabilities arising out of Customers' use of the Resources.

SOUTHCHIP's sample products are provided "AS IS" and only for purposes of designing, validating and testing. SOUTHCHIP reserves the right to make changes, corrections, enhancements, modifications and improvements to SOUTHCHIP's products and/or to the Resources at any time without notice. Customers shall, prior to, mass producing, using or distributing any products of their own that incorporate SOUTHCHIP's products, obtain the latest relevant information on SOUTHCHIP's products and thoroughly test such products for purposes of mass production, quality and safety. Use of SOUTHCHIP's products without a safety design is fully at the risk of Customers, subject only to applicable laws and regulations governing limitations on product liability.