INTERNAL USE CONFIDENTIAL, SUBJECT TO CHANGE

High Efficiency, Synchronous 3A Buck Charger for 1 cell Li-ion Battery with NVDC Power Path Management

1 DESCRIPTION

The SC89601D is a 1.5MHz highly integrated switch-mode buck charger for 1 cell Li-ion battery applications and NVDC system power path management, which separate the system load and charge current, also the system can power up with deep depletion battery. System can get the power from VBUS, VBAT or both. It supports 3.9-13.5V input voltage, up to 3A charging current and provide battery charge management functions including trickle charge, constant current charge, constant voltage charge, charge termination, auto recharge and charging status indication.

The SC89601D supports flexible charge current option, the user can program the current and all others charger spec by I2C. With the charger management function, the IC can be used to charge 1 cell Li-ion battery.

The SC89601D supports USB OTG with up to 1.2A output with PFM/PWM mode. Meanwhile, the SC89601D supports USB BC1.2 and non-standard adapters.

The SC89601D supports input current and voltage limit, input under voltage and over voltage protections, internal cycle by cycle current limit, battery short circuit protection, and output over voltage protection. It also offers charging safety timer and over temperature protection to ensure safety under different abnormal conditions.

The SC89601D integrated all MOSFETs, current sensing, loop compensation and I2C interface. The SC89601D is available in QFN(24)-4*4 package.

3 APPLICATIONS

- Smart Phones
- Portable Internet Devices and Accessory


2 FEATURES

- Integrated Synchronous Buck Charger
- Integrated NVDC Power Path Management
- Charging Management (Trickle Charge / Constant Current Charge / Constant Voltage Charge / Charge Termination)
- Integrated I2C interface
- I2C Programmable Constant Charge Current, ±5%
 @720mA-3A accuracy
- I2C Programmable Constant Voltage, ±0.5% accuracy
- I2C Programmable Charge Safety Timer
- Support OTG discharging function and I2C Programmable
 Output Voltage: 3.9V-5.4V with up 1.2A current
- Support Shipping mode, Low Battery Leakage Current
- Charge Status Indication
- NTC for Battery Protection (support JEITA standard)
- Input Under Voltage and Over Voltage Protection
- Internal Cycle by Cycle Over Current Protection
- OTG OCP/OVP/VBAT_Low Protection
- Battery Over Voltage and Short Protection
- Battery Discharging Over Current and under voltage Protection
- Thermal Regulation and Shutdown
- QFN(24)-4*4 footprint

4 DEVICE INFORMATION


Part Number	Package	Dimension
SC89601DQDLR	QFN(24)-4*4	4x4

5 Typical Application Circuit



6 Terminal Configurations and Functions

QFN(24) 4x4 (TOP View, SC89601D)



I/O			DESCRIPTION			
SC89601D	NAME					
1	VBUS	I	Power supply pin. Place a 1uF ceramic capacitor from VBUS to GND close to the IC			
2	DP	Ю	Positive line of the USB data line pair, DP/DM based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.			
3	DM	Ю	Negative line of the USB data line pair. DP/DM based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.			
4	STAT	0	Open-drain charge status output. Connect the STAT pin to a logic rail via 10-kΩ resistor. The STAT pin indicates charger status. Collect a current limit resister and a LED from a rail to this pin. Charge in progress: LOW Charge complete, charger in SLEEP mode and charger disable: HIGH Charge suspend (fault response): 1-Hz, 50% duty cycle Pulses This pin can be disabled via EN_STAT_PIN register bits.			
5	SCL		I2C interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.			
6	SDA	10	I2C interface data. Connect SDA to the logic rail through a 10-kΩ resistor.			
7	/INT	0	Open-drain interrupt Output. Connect the /INT to a logic rail through 10-k Ω resistor. The /INT pin sends an active low, 256- μ s pulse to host to report charger device status and fault.			
8	NC					
9	/CE	ı	Active low charge enable pin. Battery charging is enabled when CHG_CFG = 1 and /CE pin = Low. /CE pin must be pulled high or low.			
10	NC					
11	NTC	Ю	Connect to the Negative Temperature Coefficient (NTC) thermistor inside the battery cells to sense the battery cells temperature for protection. When NTC is not used, connect a $10K\Omega$ resistor to GND.			
12	/QON	ı	BATFET enable/reset control input. When BATFET is in shipping mode, a logic low of t_{SHIPMODE} duration turns on BATFET to exit shipping mode. When VBUS is not plugged in, a logic low of $t_{\text{QON_RST}}$ (minimum 8 s) duration resets SYS (system power) by turning BATFET off for $t_{\text{BATFET_RST}}$ (minimum 250ms) and then re-enable BATFET to provide full			



SOUTHCHIP SEMICONDUCTOR

			system power reset. The pin contains an internal pull-up to maintain default high logic.
13,14	VBAT	0	Battery connection point to the positive terminal of the battery pack. Connect a 10uF ceramic capacitor close to the VBAT pin.
15,16	VSYS	0	Converter output connection point. Connect a 20 µF capacitor close to the VSYS pin.
17,18	PGND	I	Power ground pin.
19,20	sw	0	Switching node output. Connected to output inductor. Connect the 47nF bootstrap capacitor from SW to BTST.
21	BTST	Ю	PWM high side driver positive supply. Internally, the BTST pin is connected to the cathode of the boost-strap diode. Connect the 47nF bootstrap capacitor from SW to BTST.
22	VCC	0	HSFET and LSFET driver and internal supply output. Internally, VCC is connected to the anode of the boost-strap diode. Connect a 4.7-µF (10-V rating) ceramic capacitor from VCC to GND. The capacitor should be placed close to the IC.
23	PMID	0	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Put 20 µF ceramic capacitor on PMID to GND.
24	VAC	I	Charge input voltage sense. This pin must be connected to VBUS pin.

7 Specification

7.1 Absolute Maximum Rating

Over operating free-air temperature range (unless otherwise noted) (1)

		Min.	Max.	Unit
	VBUS, VAC	-0.3	TBD	V
	PMID	-0.3	TBD	V
Voltage ⁽²⁾	BTST	-0.3	TBD	V
Vollage	SW	-2(10ns)	16	V
	BTST to SW	-0.3	6	V
	DP,DM,VCC,NTC,/CE,VBAT,VSYS,SDA,SCL,/INT,/QON,STAT	-0.3	6	V
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

7.2 Thermal Information

THERMAL RESISTA	QFN (4mmX4mm)	Unit	
θ _{ЈА}	Junction to ambient thermal resistance	TBD	°C/W
θ_{JC}	Junction to case resistance	TBD	°C/W

⁽¹⁾ Measured on JESD51-7, 4-layer PCB.

7.3 ESD Ratings

		Min.	Max.	Unit
V _{ESD} ⁽¹⁾	Human-body Model (HBM) (2) All pins	TBD	TBD	kV
VESD	ChargeDMdevice Model (CDM) (3)	TBD	TBD	V

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

7.4 Recommended Operation Conditions

		MIN	TYP	MAX	UNIT
V _B us	VBUS voltage range	3.9		13.5	V
V _{BAT}	VBAT voltage range		4.2	4.864	V
l _{IN}	Input current limit			3.2	А
Icc	Constant current charge current (SW Output Current)			3.25	А

⁽²⁾ All voltages are with respect to network ground terminal.

⁽²⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.


⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SOUTHCHIP SEMICONDUCTOR

INTERNAL USE CONFIDENTIAL, SUBJECT TO CHANGE

lois	Discharging current (continue)	6			А
וטוג	Discharging current (100us)	10			А
L	Inductance		1		μH
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

8 Function Block Diagram





9 Electrical Characteristics

 $T_{J}\text{=-}40^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ and $V_{AC_UVLO}\text{<}$ V_{BUS} < $V_{VAC_OVP},$ unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE					
V _{BUS}	Operating input V _{BUS} voltage		3.9		13.5	V
V	V for active I2C no bettery	Rising edge		3.3	3.8	٧
V_{VAC_UVLO}	V _{BUS} for active I2C, no battery	Hysteresis		300	. //	mV
M	V _{BUS} -V _{BAT} threshold	Falling edge		150		mV
V _{SLEEP}	V _{BUS} -V _{BAT} tritesrioid	Rising edge		220		mV
		5.8V, Rising edge	5.4	5.8	6.1	
		Hysteresis		300		
		6.4V, Rising edge	6.1	6.4	6.75	V
V	V _{BUS} Over Voltage threshold	Hysteresis		300		mV
V_{VAC_OVP}		11V, Rising edge	10.4	10.9	11.5	V
		Hysteresis		300		mV
		14V, Rising edge	13.5	14.2	14.9	V
		Hysteresis	•	330		mV
V	DAT for a street IOO and MDIIO	Rising edge	2.25			V
V_{VBAT_UVLO}	BAT for active I2C, no VBUS	Hysteresis		230		mV
M	Battery Depletion threshold	Falling edge	2.5		2.75	V
V_{VBAT_DPL}		Hysteresis		200		mV
V	Pad adapter detection threehold	Falling edge		3.7		V
$V_{VBUSMIN}$	Bad adapter detection threshold	Hysteresis		200		mV
I _{BADSRC}	Bad adapter detection sink current from V _{BUS} to GND			30		mA
		V_{BAT} = 4.5 V, V_{BUS} < V_{VAC_UVLO} , leakage between VBAT and VBUS, $T_J \le 85^{\circ}C$			5	uA
I _{BAT}	Battery discharge current in Buck mode	V_{BAT} = 4.5 V, HIZ mode, no V_{BUS} , BATFET_DIS Enable,T $_{\rm J}$ \le 85°C		12		uA
	Buckinoue	V_{BAT} = 4.5 V, HIZ mode, no V_{BUS} , BATFET_DIS Disable, $T_J \le 85^{\circ}C$		18		uA
		V_{BUS} =5V, V_{BAT} =4.2V, after EOC, T_{J} $\leq 85^{\circ}C$		20		uA
5	Input supply current in buck mode when HIZ mode is	V _{BUS} =5V, HIZ mode and BATFET _DIS Disable, no battery			40	uA
I _{VBUS_HIZ}	enabled	V _{BUS} =12V, HIZ mode and BATFET _DIS Disable, no battery			80	uA
I _{VBUS}	Input supply current in buck	V_{BUS} > $V_{\text{VAC_UVLO}}$, V_{BUS} > V_{BAT} , Converter not switching		1.5	3	mA
- 4003	mode	V_{BUS} > $V_{\text{VAC_UVLO}}$, V_{BUS} > V_{BAT} , Converter switching, V_{BAT} =3.8V,		3		mA



		I _{SYS} =0A, disable charger				
I _{BOOST}	Battery discharge current in boost mode	V_{BAT} =4.2V, boost mode, I_{BUS} =0A, converter switching			3	mA
POWER PATH						
V _{SYS}	Typical system regulation	I _{SYS} =0A,V _{BAT} <v<sub>SYSMIN,I_{SYS}=0A, BATFET Disable</v<sub>		V _{SYSMIN} +2 50mV		V
VSYS	voltage	I _{SYS} =0A,V _{BAT>} V _{SYSMIN} ,I _{SYS} =0A, BATFET Disable		V _{BAT} +50 mV		>
$V_{\text{SYS_MIN}}$	Minimum system regulation voltage	V _{VBAT} < SYS_MIN[2:0] = 101(3.5V), BATFET Disabled		3.75		V
		Range	2.6		3.7	>
V _{SYS_MAX}	Maximum DC system voltage output	I _{SYS} =0A,V _{BAT} >V _{SYSMIN} ,I _{SYS} =0A, BATFET Disable, V _{BAT} <=4.4V, Delta 50mV	4.4	4.45	4.51	V
R _{DSON_Q1}	Reverse blocking MOSFET on resistance	Pin to Pin		40		mΩ
R _{DSON_Q2}	High side switching MOSFET on resistance	V _{cc} =5V, Pin to Pin		65		mΩ
R _{DSON_Q3}	Low side switching MOSFET on resistance	V _{CC} =5V, ONLY MOS/Pin to Pin		68		mΩ
R _{DSON_Q4}	V _{SYS} to V _{BAT} MOSFET on resistance	V _{VBAT} =4.2V, Pin to Pin		29.6		mΩ
V_{FWD}	Supplement mode Q4 forward voltage	7		30		mV
CHARGER MA	NAGEMENT	V				
V _{BATREG_RANGE}	Regulation Charge Voltage		3.848		4.864	V
V _{BATREG_STEP}	Charge Voltage step	•		8		mV
		VREG = 4.2V, -40°C ≤ T _J ≤ 85°C	4.179	4.2	4.221	V
		VREG = 4.344V, -40°C ≤ T _J ≤ 85°C	4.321	4.344	4.365	V
V _{BATREG}	Charge Voltage	VREG = 4.128V, -40°C ≤ T _J ≤ 85°C	4.107	4.128	4.15	V
C/		VREG = 4.384V, -40°C ≤ T _J ≤ 85°C	4.362	4.384	4.4	V
J		VREG = 4.432V, -40°C ≤ T _J ≤ 85°C	4.41	4.432	4.45	٧
I _{CC_RANGE}	Constant charging current range		0		3	Α
I _{CC_STEP}	Constant charging current step			60		mA

SOUTHCHIP SEMICONDUCTOR

		I _{CC} =240mA, V _{VBAT} =3.1V-3.8V	0.216	0.24	0.264	Α
	Constant charging current	I _{CC} =720mA, V _{VBAT} =3.1V-3.8V	0.685	0.72	0.756	Α
lcc		I _{CC} =1.38A, V _{VBAT} =3.1V-3.8V	1.311	1.38	1.449	Α
		I _{CC} =2.04A, V _{VBAT} =3.1V-3.8V	1.938	2.04	2.142	Α
		3V, Rising edge	2.9	3	3.1	V
V	Trickle charge to CC Charge	Hysteresis		200		m۷
V_{TC}	battery voltage threshold	2.8V, Rising edge	2.7	2.8	2.9	V
		Hysteresis		300		mV
		Step		60		mA
		Range	60		960	mA
Ітс	Trickle charge current	I _{TC} =60mA-120mA	-25		+25	%
		I _{TC} =180mA-360mA	-10		+10	%
		I _{TC} =420mA-780mA	-7		+7	%
	Termination current	Step		60		mA
		Range	60		960	mA
I _{TERM}		I _{TERM} =60mA-120mA,	-25		+25	%
		I _{TERM} =180mA-360mA	-10		+10	%
		I _{TERM} =420mA-780mA	-7		+7	%
V _{BAT_SHORT}	Battery short voltage	Falling edge	1.85	2	2.15	V
V BAI_SHORT		Hysteresis		200		mV
Ishort	Battery short charge current	V _{BAT} <v<sub>BAT_SHORT, 90mA</v<sub>	70	90	110	mA
-31101(1	Date of the state	V _{BAT} <v<sub>BAT_SHORT, 50mA</v<sub>	35	50	65	mA
M	Recharge threshold below	V _{BAT} falling edge,100mV	70	100	130	mV
V _{RECHG}	V _{BAT_REG}	V _{BAT} falling edge, 200mV	170	200	230	mV
I _{SYSLOAD}	System discharge load current	V _{SYS} =4.2V		30		mA
t _{TERM_DGL}	Deglitch time for charge termination			250		ms
t _{RECH_DGL}	Deglitch time for recharge			250		ms
t _{BATOCP_DGL}	Battery over-current(10A) deglitch time to turn off Q4			100		us



t _{SYSOVP_DGL}	System over-voltage deglitch time to turn off DCDC			1		us
t _{BATOVP_DGL}	Battery over-voltage deglitch time to disable charger			1		us
INPUT VOL	TAGE AND CURRENT REGI	JLATION				
		Range	3.9		8.4	V
V_{INDPM}	Input voltage regulation limit	Step		100		mV
		Accuracy	-3		+3	%
V_{INDPM_VBAT}	Input voltage regulation limit tracking VBAT	V _{BAT} =4V, V _{DPM_VBAT_TRACK} =300mV	4.171	4.3	4.43	V
		Range	100		3200	mA
		Step		100		mA
		$V_{VBUS}=5V$, $I_{INDPM}=500$ mA, -40 °C \leq $T_{J} \leq 85$ °C	450	470	500	mA
I _{INDPM}	USB input current regulation limit	$V_{VBUS}=5V$, $I_{INDPM}=900$ mA, -40 °C \leq $T_{J} \leq 85$ °C	750	825	900	mA
		$V_{VBUS}=5V$, $I_{INDPM}=1.5A$, $-40^{\circ}C \le T_{J}$ $\le 85^{\circ}C$	1.3	1.4	1.54	A
		$V_{VBUS}=5V, I_{INDPM}=2.4A, -40^{\circ}C \le T_{J} \le 85^{\circ}C$	2.2	2.3	2.48	А
I _{IN_START}	Input current limit during system start-up sequence			200		mA
PROTECTION	ı					
V _{VBAT_OVP}	Battery over voltage threshold	Rising	103	104	105	%
V VBAT_OVP	Battery over voltage tilleshold	Hysteresis		2		%
I _{BATOCP}	Battery discharge over current threshold	100μs deglitch	10			Α
PWM	XXX					
f _{SW}	PWM switching frequency	VBUS= 9V, VBAT=4V, ICC= 2A		1500		KHz
D _{MAX}	Maximum PWM duty cycle(Buck)			97		%
JEITA (BUCK	MODE)					
V _{COLD}	NTC cold temp (0°C) threshold	Rising	72.3	73.3	74.3	%
▼ GOLD	1110 cold tellip (0 0) tilleshold	falling	71	72	73	%
		5°C Rising	69.75	70.75	71.75	%
		5°C falling	68.2	69.2	70.2	%
V_{COOL}	NTC cool temp threshold	10°C Rising	67.25	68.25	69.25	%
		10°C falling	65.95	66.95	67.95	%
		15°C Rising	64.25	65.25	66.25	%



		15°C falling	63.2	64.2	65.2	%
		20°C Rising	61.25	62.25	63.25	%
		20°C falling	60.2	61.2	62.2	%
		40°C Falling	47.25	48.25	49.25	%
		40°C Rising	48.3	49.3	50.3	%
		45°C Falling	43.75	44.75	45.75	%
		45°C Rising	44.8	45.8	46.8	%
V_{WARM}	NTC warm temp threshold	50°C Falling	39.7	40.7	41.7	%
		50°C Rising	40.8	41.8	42.8	%
		55°C Falling	36.7	37.7	38.7	%
		55°C Rising	38	39	40	%
.,	NT0 1 1 1 (000 0) 11 1 1 1 1	Falling	33.2	34.2	35.2	%
V_{HOT}	NTC hot temp (60°C) threshold	Rising	34.3	35.3	36.2	%
				0		%
	IOO Detien denie v IFITA OOO!			20		%
Iratio_cool	ICC Ration during JEITA COOL			50		%
			•	100		%
				0		%
	ICC Ration during JEITA WARM			20		%
I _{RATIO_WARM}				50		%
				100		%
				0		mV
V	VBAT Regulation Voltage during			50		mV
V_{DELTA_WARM}	JEITA WARM			100		mV
				200		mV
NTC (BOOST N	MODE)					
V _{BCOLD}	NTC cold temp threshold	Rising	79	80	81	%
▼ BCOLD	1470 cold temp tilleshold	falling	78	79	80	%
V _{BHOT}	NTC hot temp threshold	Falling	30.2	31.2	32.2	%
V ВНОТ	N to flot temp tillesiloid	Rising	33.2	34.2	35.2	%
BOOST MODE	OPERATION					
		Range	3.9		5.4	V
V _{OTG_REG}	Boost mode regulation voltage	Step		100		mV
		Accuracy, IVBUS=0A	-3		+3	%
		V _{VBAT} falling,2.8V	2.7	2.8	2.9	V
V	Battery voltage exiting boost	Hysteresis		200		mV
$V_{VBATLOW_OTG}$	mode	V _{VBAT} falling, 2.5V	2.4	2.5	2.6	V
		Hysteresis		300		mV
	•					



SOUTHCHIP SOUTHCHIP SEMICONDUCTOR

		I _{OTG} = 1.2A	1.2	1.4	1.6	Α
		I _{OTG} = 0.5A	0.5	0.6	0.72	Α
V _{OTG_OVP}	OTG overvoltage threshold	Rising	5.8	6	6.15	V
VCC LDO						
V _{VCC}	V _{CC} LDO output voltage	V _{BUS} =9V, I _{VCC} =40mA		5V	•	V
VVCC	V _{CC} LDO output voltage	V _{BUS} =5V, I _{VCC} =20mA		4.7V		V
I _{VCC}	V _{CC} current limit	VBUS=5V, $V_{VCC} = 3.8V$, Charger disable	50			mA
LOGIC IO						
V _{ILO}	Input low threshold				0.4	V
V _{IHO}	Input high threshold		0.9			V
/QON TIMING						
tshipmode	/QON low time to turn on BATFET and exit ship mode		0.9		1.3	s
t _{QON_RST}	/QON low time to reset BATFET		8		12	S
t _{BATFET_RST}	BATFET off time during full system reset		250		450	ms
t _{SHIPMODE_DLY}	Enter ship mode delay		8		15	S
DIGITAL CLO	CK AND WATCHDOG TIMER					
t _{WDT}	Watchdog timer			40		s
f _{SCL}	SCL Clock frequency				400	kHz
SAFETY TIME	R					
t _{TC}	Safety timer for Trickle charge			2		hours
t _{CC/CV}	Safety timer for CC and CV			10		hours
+	Top-Off timer	Range	0		45	min
t _{TOP_OFF}	Top-Oil tilllel	Step		15		min
VBUS Power	ир					
t _{VAC_OVP}	V _{AC} OVP reaction time			100		ns
t _{BADSRC}	Bad adapter detection duration			30		ms
THERMAL RE	GULATION and SHUTDOWN					
		Temperature Increasing, TREG (REG05[1] = 1) = 110°C		110		°C
T _{REG}	Thermal regulation temperature	Temperature Increasing, TREG (REG05[1] = 0) = 90°C		90		°C
	Thermal shutdown temperature			150		°C
T _{SHUT}	Thermal shutdown hysteresis			30		°C
DP/DM Detect	ion	<u>l</u>				1
V _{0P6_VSRC}	DP/DM voltage source (0.6 V)			0.6		V
V _{1P2_VSRC}	DP/DM voltage source (1.2 V)			1.2		V

INTERNAL USE CONFIDENTIAL, SUBJECT TO CHANGE

V _{2P0_VSRC}	DP/DM voltage source (2.0 V)			2	V
V _{2P7_VSRC}	DP/DM voltage source (2.7 V)			2.7	V
V _{3P3_VSRC}	DP/DM voltage source (3.3 V)			3.3	V
V _{0P325_VTH}	DP/DM Input comparator threshold		0.25	0.4	V
V _{1P0_VTH}	DP/DM Input comparator threshold		0.9	1.1	V
V _{1P35_VTH}	DP/DM Input comparator threshold		1.25	1.45	V
V _{2P2_VTH}	DP/DM Input comparator threshold		2.1	2.3	V
V _{3P0_VTH}	DP/DM Input comparator threshold		2.9	3.1	V
ı	PC1.2 DD/DM source capability	0.6V output	250		μA
DP/DM_SRC	BC1.2 DP/DM source capability	3.3V output	250		μΑ
R _{DP/DM_PD}	DP/DM pull down resistor			19.53	ΚΩ
I _{DP/DM_SINK}	BC1.2 DP/DM sink current	50μΑ	50		μΑ

10 Feature Description

10.1 Power-On-Reset (POR)

The SC89601D powers internal bias circuits from the higher voltage of VBUS and VBAT. When VBUS rises above V_{VBUS_UVLO} or VBAT rises above V_{VBAT_UVLO}, the sleep comparator, battery depletion comparator and BATFET driver are active. I2C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

10.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above depletion threshold, the BATFET turns on and connects battery to system. The VCC LDO stays off to minimize the quiescent current. The low $R_{\mbox{\scriptsize DSON}}$ of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through BATFET (Supplement Mode). When the system is overloaded or shorted ($I_{BAT} > I_{BATOCP}$), the device turns off BATFET immediately and set BATFET_DIS bit to indicate BATFET is disabled until the input source plugs in again or one of the methods described in BATFET Enable (Exit Shipping Mode) is applied to re-enable BATFET.

10.3 Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on VCC LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

- 1. Power up VCC LDO
- 2. Poor Source Qualification
- 3. Input Source Type Detection is based on DP/DM to set default input current limit (IINDPM) register or input source type
- 4. Input Voltage Limit Threshold Setting (VINDPM threshold)
- 5. Converter Power-up

10.3.1 Power Up VCC LDO Regulation

The VCC LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The VCC also provides bias rail to NTC external resistors. The pull-up rail of STAT can be

connected to VCC as well. The VCC is enabled when all the below conditions are valid:

- VBUS above VBUSMIN, above VBAT + VSLEEP in buck mode
- V_{BUS} below V_{BAT} + V_{SLEEP} in boost mode
- Above conditions are satisfied during 220ms delay

If any one of the above conditions is not valid, the device is in high impedance mode (HIZ) with VCC LDO off. The device draws less than I_{VBUS_HIZ} from VBUS during HIZ state. The battery powers up the system when the device is in HIZ mode.

By setting EN_HIZ bit to 1 with adapter, the device enters high impedance state (HIZ). In HIZ mode, the system is powered from battery even with good adapter present. The device is in the low input quiescent current state with Q1 RBFET, VCC LDO and the bias circuits off.

10.3.2 Poor Source Qualification

After VCC LDO powers up, the device confirms the current capability of the input source. The input source must meet both of the following requirements to start the buck converter:

- VBUS voltage below V_{VAC OV}
- VBUS voltage above V_{VBUSMIN} when pulling I_{BADSRC} (typical 30 mA)

Once the input source passes all the conditions above, the status register bit VBUS_GD is set high and the /INT pin is pulsed to signal to the host. If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

10.3.3 Input Source Type Detection

After the VBUS_GD bit is set and VCC LDO is powered, the device runs input source detection through DP/DM. The SC89601D follows the USB Battery Charging Specification 1.2 (BC1.2) to detect input source (SDP/CDP/DCP) and non-standard adapter through USB DP/DM lines.

After input source type detection is completed, an /INT pulse is asserted to the host. In addition, the following registers and pin are changed:

- 1. Input Current Limit (IINDPM) register is changed to set current limit
- 2. PG_STAT bit is set
- 3. VBUS_STAT bit is updated to indicate USB or other input source

The host can over-write IINDPM register to change the input current limit if needed. The charger input current is always limited by the IINDPM register.

When AUTO_DPDM_EN is disabled, the Input Source Type Detection is bypassed.

The SC89601D contains a DP/DM based input source detection to set the input current limit when VBUS plug-in. The DP/DM detection includes standard USB BC1.2 and non-standard adapter. When input source is plugged in, the device starts standard USB BC1.2 detection. The USB BC1.2 is capable to identify Standard Downstream Port (SDP), Charging Downstream Port (CDP) and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer expires, the nonstandard adapter detection is applied to set the input current limit. The non-standard detection is used to distinguish vendor specific adapters (Apple and Samsung) based on their unique dividers on the DP/DM pins. If an adapter is detected as DCP, the input current limit is set at 2.4A. If an adapter is detected as unknown, the input current limit is set at 0.5A.




Figure 1 USB DP/DM Detection

DP/DM DETECTION	INPUT CURRENT LIMIT
USB SDP	500mA
USB CDP	1.5A
USB DCP	2.4A
Divider 1	2.1A
Divider 2	2A
Divider 3	1A
Divider 4	2.4A
Unknown Adapter	500mA

Table1 Input current limit setting from DP/DM Detection

After the input source detection, for SDP, CDP, DCP and Non-standard adapters, DP/DM is forced to HIZ.

10.3.4 Input Voltage Limit Threshold Setting

The SC89601D supports wide range of input voltage limit (3.9 V – 8.4V). For USB, VINDPM is set at 4.5V. The device supports dynamic VINDPM tracking settings which tracks the battery voltage. This function can be enabled via the VINDPM _TRACK [1:0] register bits. When enabled, the actual input voltage limit will be the higher of the VINDPM register and VBAT + VINDPM _TRACK offset.

10.3.5 Converter Power-Up

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery.

The SC89601D provides soft-start when system rail is ramped up. When the system rail is below 2.2 V, the input current is limited to is the lower of 200 mA or IINDPM register setting. After the system rises above 2.2 V, the device limits input current to the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5 MHz step-down switching regulator. The frequency oscillator keeps tight control of the switching frequency depends on conditions of input voltage, battery voltage, charge current.

The SC89601D switches to PFM control at light load or when battery is below minimum system voltage setting or charging is disabled.

10.4 Boost Mode Operation from Battery

The SC89601D supports boost converter operation to deliver power from the battery to other portable devices through USB port. The boost mode output current rating meets the USB On-The-Go 500 mA output requirement. The maximum output current is up to 1.2 A. The boost operation can be enabled if the conditions are valid:

- 1. VBAT above V_{VBATLOW OTG}
- 2. VBUS less than VBAT + VSLEEP
- 3. OTG_CFG is enabled and CHG_CFG is disabled
- 4. Battery is not in BCOLD and BHOT.
- 5. Above conditions are satisfied during 30ms delay.

During boost mode, the status register VBUS_STAT bits is set to 111, the VBUS output is 5V and the output current can reach up to 1.2 A, selected through I2C (BOOST_LIM bit). The boost output is maintained when BAT is above $V_{VBATLOW_OTG}$ threshold.

In boost mode, the device employs a 500kHz or 1.5MHz

(selectable using BOOST_FREQ bit) step-up switching regulator based on system requirements. To avoid frequency change during boost mode operations, write to boost frequency configuration bit (BOOST_FREQ) is ignored when OTG_CFG is set.

10.5 Host Mode and Default Mode

The SC89601D is a host-controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode.

When the charger is in default mode, WD_FAULT bit is HIGH. When the charger is in host mode, WD_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings. In default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load.

Writing reg transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD_RST bit before the watchdog timer expires (WD_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer expires (WD_FAULT bit = 1), the device returns to default mode and all registers are reset to default values except IINDPM, VINDPM, BATFET_RST_EN, BATFET_DLY, and BATFET_DIS bits.




Figure 2 Watch dog

10.6 NVDC Power Path Management

The SC89601D accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (VSYS) from input source (VBUS), battery (VBAT), or both.

10.6.1 Battery Charging Management

The SC89601D charges 1-cell Li-lon battery with up to 3A charge current for high capacity battery. The low Rdson BATFET improves charging efficiency and minimize the voltage drop during discharging.

10.6.1.1 Autonomous Charging Cycle

With battery charging is enabled (CHG_CFG bit = 1 and /CE pin is LOW), the device autonomously completes a charging cycle without host involvement. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I2C.

Table2 Charging Parameter Default Setting

Charging Parameters	Default Value
Charging Voltage	4.2V
CC Current	2.04A
TC Current	180mA
Termination Current	180mA
Battery Temperature Profile	JEITA
Safety Timer	TC:2hours, CC/CV:10hours

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG_CFG bit =1, Icc is not 0A and /CE is low)
- No NTC COLD or HOT fault
- No safety timer fault
- BATFET is not forced to turn off (BATFET_DIS bit=0)

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle /CE pin or CHG_CFG bit can initiate a new charging cycle. Adapter removal and re-plug in will also start a new charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting STAT_DIS=1. in addition, the status register

(CHRG_STAT) indicates the different charging phases: 00-charging disable, 01-trickle charge, 10-fast charge (constant current and constant voltage mode), 11-end of charger. Once a charging cycle is completed, an INT is asserted to notify the host.

STAT status	IC working status					
Low	Normal charging (TC/CC/CV/Recharge)					
High	End of charging (EOC, top off timer maybe running), charge disable, sleep mode, Boost Mode					
1Hz Blinking	Charge suspend (VAC OVP, NTC COLD/HOT, Safety timer out, VBAT OVP). Boost Mode suspend (NTC/COLD/HOT)					

Table3 STAT Pin status

10.6.1.2 Battery Charging Profile

The SC89601D charges the battery in five phases: battery short, TC, CC, CV, and top-off charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

V _{VBAT}	Charging current	Default value	CHRG_STAT
<2.2V	I _{SHORT}	50mA	01
2.2V to 3V	I _{TC}	180mA	01
>3V	Icc	2.04A	10

Table4 Charging Current Setting

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. in this case, termination is temporarily disabled and the charging safety timer is doubled.




Figure 3 Battery Charging Profile

10.6.1.3 End of Charge

The SC89601D terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the

system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the status register CHRG_STAT is set to 11, and an /INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be disabled by writing 0 to EN_TERM bit prior to charge termination.

At low termination currents (60mA), due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target. in order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The termination timer will follow safety timer constraints, such that if safety timer is suspended, so will the termination timer. Similarly, if safety timer is doubled, so will the termination timer. TOPOFF_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG_STAT and TOPOFF_ACTIVE to find out the termination status.

Top off timer gets reset at one of the following conditions:


- 1. Charge disable to enable
- 2. Termination status low to high
- 3. REG RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. An /INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

10.6.1.4 NTC in Buck mode

The SC89601D monitors the battery cell's temperature through NTC pin. It monitors the NTC voltage. Once it detects the temperature is below 0°C or higher than 60°C, the IC transitions to shutdown mode. Below shows the NTC operation summary. NTC function can be also disabled through shorting the pin to ground.

V _{NTC}	Temperature	Operation
V _{NTC} > V _{COLD}	T < 0°C	Stop charging
V _{COLD} >V _{NTC} > V _{COOL}	0°C < T < 10°C	0/0.5/0.2/1 CC current
V _{COOL} >V _{NTC} > V _{WARM}	10°C < T < 45°C	Normal charging
V _{WARM} > V _{NTC} > V _{HOT}	45°C < T < 60°C	CV/CV-50m/CV- 100mV/CV-200mV
		0/0.5/0.2/1 CC current



JEITA WARM ISET 0,0.2,0.5,1 CC Default 1CC Default 1CC JEITA VSET 0,0.2,0.5,1 CC Default 0.2 CC Default 0.2 CC Default 0.2 CC Default 0.3 CC Default 0.4 VSET 0,0.2,0.5,1 CC Default 0.5 CC Default 0.5

Figure 4 NTC function

Battery Temperature(degree)

10.6.1.5 NTC in Boost mode

For battery protection during boost mode, the SC89601D monitors the battery temperature to be within the V_{BCOLD} to V_{BHOT} thresholds. When temperature is outside of the temperature thresholds, the boost mode is suspended. In additional, VBUS_STAT bits are set to 000 and NTC_FAULT is reported. Once temperature returns within thresholds, the boost mode is recovered and NTC_FAULT is cleared.

10.6.1.6 Safety Timer

The SC89601D has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below V_{TC} threshold and 5/10 hours when the battery is higher than V_{TC} threshold.

The user can program CC/CV charge safety timer through I2C (CHG_TIMER bits). When safety timer expires, the fault register CHRG_FAULT bits are set to 11 and an /INT is asserted to the host. The safety timer feature can be disabled through I2C by setting EN_TIMER bit.

During input voltage, current, JEITA cool/warm or thermal regulation, the safety timer will double as the setting value. The timer double function can be disable by writing 0 to TMR2X_EN bit.

During the fault (BAT_FAULT, NTC_FAULT), timer is suspended. Once the fault goes away, timer resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle CE pin or CHG_CFG bit).

10.6.2 NVDC Architecture

The SC89601D deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum

system voltage is set by VSYS_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage.

When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the V_{DS} of BATFET.

When the battery charging is disabled and above minimum system voltage setting or charging is terminated, the system is always regulated at typically 50mV above battery voltage. The status register VSYS_STAT bit goes high when the system is in minimum system voltage regulation.




Figure 5 System Voltage vs Battery Voltage

10.6.2.1 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IIDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM_STAT or IINDPM_STAT goes high. Below figure shows the DPM response with 5V/2A adapter, 3.2V battery, 2.8A charge current and 3.5V minimum system voltage setting.




Figure 6 DPM Response

10.6.2.2 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated the gate drive of BATFET so that the minimum BATFET V_{DS} stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce R_{DSON} until the BATFET is in full conduction. At this point onwards, the BATFET V_{DS} linearly increases with discharge current. BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.




Figure 7 BATFET V-I Curve

10.7 Shipping Mode and /QON Pin

10.7.1 BATFET Disable Mode (Shipping Mode)

To extend battery life and minimize power when system is powered off during system idle, shipping, or storage, the device can turn off BATFET so that the system voltage is zero to minimize the battery leakage current. When the host set BATFET_DIS bit, the charger can turn off BATFET immediately or delay by tshippmode_DLY as configured by BATFET_DLY bit.

10.7.2 BATFET Enable(Exit Shipping Mode)

When the BATFET is disabled (in shipping mode) and indicated by setting BATFET_DIS, one of the following events can enable BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET_DIS bit
- 3. Set REG_RST bit to reset all registers including BATFET DIS bit to be default 0
- 4. A logic high to low transition on /QON pin with t_{SHIPMODE} deglitch time to enable BATFET to exit shipping mode

10.7.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plug-in. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. The /QON pin supports push-button interface to reset system power without host by changing the state of BATFET.

When the /QON pin is driven to logic low for t_{QON_RST} while input source is not plugged in and BATFET is enabled (BATFET_DIS = 0), the BATFET is turned off for t_{BATFET_RST} and then it is re-enabled to reset system power. This function can be disabled by setting BATFET_RST_EN bit to 0.

10.7.4 /QON Pin Operations

The /QON pin incorporates two functions to control BATFET.

- 1. BATFET Enable: A /QON logic transition from high to low with longer than t_{SHIPMODE} deglitch turns on BATFET and exit shipping mode.
- 2. BATFET Reset: When /QON is driven to logic low by at least t_{QON_RST} while adapter is not plugged in (and BATFET_DIS = 0), the BATFET is turned off for t_{BATFET_RST} . The BATFET is re-enabled after t_{BATFET_RST} duration. This function allows systems connected to SYS to have power-on-reset. This function can be disabled by setting BATFET_RST_EN bit to 0.




Figure8 SC89601D /QON Timing

10.8 Power Good Indicator

The PG_STAT bit goes HIGH to indicate a good input source when:

- VBUS above Vvac_uvlo below Vvac_ovp
- VBUS above VBAT+V_{SLEEP} (not in sleep)
- VBUS above V_{VBUSMIN} (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- Completed input Source Type Detection

10.9 /INT

The SC89601D also has an alert mechanism that can output an interrupt signal via /INT to notify the system of the operation by outputting a 256 μ s low-state INT pulse. All the below events can trigger an /INT output:

- USB/adapter source identified
- Good input source detected as described in power good indicator
- Input Removed
- Charge Complete
- Enter and Exit top off timer
- VINDPM/IINDPM event detected (can be masked)

Watchdog timer out, Safety timer out, OTG fault(VBUS overload, VBUS OVP, VBAT < VVBATLOW_OTG), VBAT OVP, NTC COLD/HOT(Buck and Boost mode), Thermal shutdown, VAC OVP, VBUS

When a fault occurs, the charger device sends out /INT and keeps the fault state in REG until the host reads the fault register. The /INT signal can be masked when the corresponding control bit is set. When a fault/status change occurs, the charger device sends out an /INT pulse and keeps the state in REG09 until the host reads the registers. To read the current status, the host has to read REG09 two times consecutively. The first read reports the pre-existing register status and the second read reports the current register status.

After the /INT 256us low state pulse, there has a 256us high state blocking time, if the /INT event occurs during the blocking time, the INT will send out the low state pulse after the blocking time. If the INT event occurs during the 256us low state, the INT will not send out the low state pulse but related state register still works.




Figure 9/INT Pulse

10.10 Protections

10.10.1 Voltage and Current Monitoring in Buck Mode

10.10.1.1 Input Over voltage (ACOVP)

If VBUS voltage exceeds $V_{VAC_{-}OV}$ (programmable via VAC_OVP[2:0] bits), the device stops switching immediately. During input over voltage event (ACOV), the fault register CHRG_FAULT bits are set to 01. An /INT pulse is asserted to the host. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold.

10.10.1.2 System Over Voltage Protection (VSYSOVP)

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. SYSOVP threshold is 106% above target VSYS. Upon SYSOVP, converter stops

switching immediately to clamp the overshoot. The charger provides 30mA discharge current to bring down the system voltage.

10.10.2 Voltage and Current Monitoring in Boost Mode

10.10.2.1 VBUS Soft Start

When the boost function is enabled, the device soft-starts boost mode to avoid inrush current.

10.10.2.2 VBUS Over Load Protection

The device monitors boost output voltage and other conditions to provide output short circuit and over voltage protection. The Boost build in accurate constant current regulation to allow OTG to adaptive to various types of load. If short circuit is detected on VBUS, the Boost turns off and retry 7 times. If retries are not successful, OTG is disabled with OTG_CFG bit cleared. In addition, the BOOST_FAULT bit is set and /INT pulse is generated. The BOOST_FAULT bit can be cleared by host by re-enabling boost mode.

10.10.2.3 VBUS Over Voltage Protection

When the VBUS voltage rises above regulation target and exceeds VotgovP, the device enters over voltage protection which stops switching, clears OTG_CFG bit and exits boost mode. At Boost over voltage duration, the fault register bit (BOOST_FAULT) is set high to indicate fault in boost operation. An INT is also asserted to the host.

10.10.3 Thermal Regulation and Thermal Shutdown

10.10.3.1 Thermal Protection in Buck Mode

The SC89601D monitors the internal junction temperature T_J to avoid overheat the chip and limits the IC surface temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds $T_{SHUT}(150^{\circ}C)$. The fault register CHRG_FAULT is set to 1 and an INT is asserted to the host. The BATFET and converter is enabled to recover when IC temperature is T_{SHUT_HYS} (30°C) below $T_{SHUT}(150^{\circ}C)$.

10.10.3.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds T_{SHUT} (150°C), the boost mode is disabled by setting OTG_CFG bit low. When IC junction temperature is below $T_{SHUT}(150^{\circ}\text{C})$ - T_{SHUT_HYS} (30°C), the BATFET is enabled automatically to allow system to restore and the host can re-enable OTG_CFG bit to recover.

10.10.4 Battery Protection

10.10.4.1 Battery Over voltage Protection (VBATOVP)

The battery overvoltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately disables charging. The fault register BAT_FAULT bit goes high and an /INT is asserted to the host.

10.10.4.2 Battery Over discharge Protection

When battery is discharged below V_{BAT_DPL} , the BATFET is turned off to protect battery from over discharge. To recover from over-discharge latch-off, an input source plug-in is required at VBUS. The battery is charged with Ishort (typically 50mA) current when the VBAT < V_{BAT_SHORT} .

10.10.4.3 System Over current Protection

When the system is shorted or significantly overloaded (IBAT > IBATOCP for 100us deglitch) so that the current exceeds BATFET over current limit, the BATFET latches off. Set BATFET Enable (Exit Shipping Mode) can reset the latch-off condition and turn on BATFET.

10.11 I2C Interface

10.11.1 I2C Interface

The IC features I2C interface, so the MCU or controller can control the IC flexibly. The 7-bit I2C address of the chip is 0x6B(SC89601D). The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The I2C interface supports both standard mode (up to 100kbits) and fast mode (up to 400k bits with 5 k Ω pull up resistor at SCL pin and SDA pin respectively).

10.11.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.

One clock pulse is generated for each data bit transferred.




Figure 10 Bit transfer on the I2C bus

10.11.3 START and STOP Conditions

All transactions begin with a START (S) and are terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is busy after the START condition. The bus is free again a certain time after the STOP condition.




Figure 11 START and STOP conditions

10.11.4 Byte Format

Every byte put on the SDA line must be eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.




Figure 12 Data transfer on the I2C bus

10.11.5 Acknowledge (ACK) and Not Acknowledge

(NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. During data is transferred, the master can either be the transmitter or the receiver. No matter what it is, the master generates all clock pulses, including the acknowledge ninth clock pulse.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

10.11.6 The slave address and R/W bit

Data transfers follow the format shown in below. After the START condition (S), a slave address is sent. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W) — a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition.




Figure 13 complete data transfer



Figure 14 The first byte after the START procedure

10.11.7 Single Read and Write



Figure 15 Single Write




Figure 16 Single Read

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

10.11.8 Multi-Read and Multi-Write

The IC supports multi-read and multi-write for continuous registers.






Figure 18 Multi-Read

11 Application information (TBD)



12 Register Map

ADDR	Name	R/W	Default	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
00H	IINDPM	RW	00000100	EN_HIZ	EN_STA	T_PIN			IINDPM			
01H	CTL1	RW	00011010	PFM_DIS	WD_RST	OTG_CFG	CHG_CFG		VSYS_MIN		VBATLOW_OTG	
02H	ICC	RW	1X100010	BOOST_LIM	Reserved			10	С			
03H	ITC&ITERM	RW	00100010			ITC			ITER	М		
04H	VBAT_REG	RW	01011000			VBAT_R	REG		TOP OFF T	IMER	VRECHG	
05H	CTL2	RW	10011111	EN_TERM	Reserved	TWD		EN_TIMER	CHG_TIMER	TREG	JEITA_COOL_ISE T	
06H	VINDPM&BOOSTV&O VP	RW	01100110	VAC_0	OVP	I	BOOSTV[2:1]		VINDPM			
07H	CTL3	RW	01000100	FORCE_DPDM	TMR2X_EN	BATFET_ DIS	JEITA_WARM_VSET1	BATFET_DLY	BATFET_RST_E VINDPM_TRACK N		PM_TRACK	
08H	STAT1	R	XXXXXXX	,	VBUS_STAT		CHRG_S	TAT	PG_STAT	THERM_S TAT	VSYS_STAT	
09H	FAULT	R	XXXXXXX	WD_FAULT	BOOST_FA ULT	C	CHRG_FAULT	BAT_FAULT		NTC_FAULT		
0AH	STAT2	RW	XXXXXX00	VBUS_GD	VINDPM_ST AT	IINDPM_S TAT	CV_STAT	TOP OFF ACTIVE	ACOV_STAT	VINDPM_I NT_MASK	IINDPM_INT_MAS K	
0BH	REG_RST&DEV&PN	RW	00011X00	REG_RST		1	PN		PN Reserved		DEV	_VERSION
0CH	JEITA	RW	00110101	JEITA_COOL_I SET2	JEITA_WARM_ VSET2	- JE	ITA_WARM_ISET	JEITA_C	OOL_TEMP	JEITA_	WARM_TEMP	
0DH	CTL4	RW	00100100	VBAT_REG_L SB1	VBAT_REG_L \$B0	BOOS	ST_NTC_HOT_TEMP	BOOST_NTC_ COLD_TEMP	BOOSTV [3]	BOOSTV [0]	ISHORT	
0EH	CTL5	RW	1X110010	Reserved	INPUT_DET_D ONE	AUTO_DF EN	PDM_ BUCK_FREQ	BOOST_FREQ	VSYS	OVP	NTC_DIS	



12.1 **REG 00H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	EN_HIZ	0	Y	Y	Enable HI-Z Mode 0: Disable 1: Enable	Register bits are reset to default value when input source is plug-in
6	R/W	EN_STAT_PIN	0	Y	N	00: Enable STAT Pin Function 01: Reserved	
5	R/W		0	Υ	N	10: Reserved 11: Disable STAT Pin Function	
4	R/W		0	Υ	N	1600mA	Input current limit Offset: 100 mA
3	R/W		0	Υ	N	800mA	Range: 100 mA (000000) - 3.2A (11111)
2	R/W	IINDPM	1	Υ	N	400mA	
1	R/W		0	Y	N	200mA	
0	R/W		0	Υ	N	100mA	



12.2 **REG 01H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	PFM_DIS	0	Y	N	0: Enable PFM 1: Disable PFM	
6	RW1C	WD_RST	0	Y	Y	0: Normal 1: Reset	
5	R/W	OTG_CFG	0	Y	Y	0: OTG Disable 1: OTG Enable	
4	R/W	CHG_CFG	1	Y	Y	0: Charge Disable 1: Charge Enable	
3	R/W		1	Y	2	000:2.6V 001:2.8V 010:3.0V	
2	R/W	VSYS_MIN	0		Z	011:3.2V 100:3.4V 101:3.5V	
1	R/W		1	Y	N	110:3.6V 111:3.7V	
0	R/W	VBATLOW_OT G	0	Y	N	0: 2.8V 1: 2.5V	



12.3 **REG 02H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	BOOST_LIM	1	Y	Y	0: 0.5A 1: 1.2A	
6	R/W	Reserved					
5	R/W		1	Y	Y	1920mA	CC charge current:
4	R/W		0	Y	Y	960mA	Default: 2040mA (100010) Range: 0 mA (0000000) – 3000
3	R/W	100	0	Y	Y	480mA	mA (110010)
2	R/W	ICC	0	Y	Y	240mA	Note: ICHG = 0 mA disable charge.
1	R/W		1	Y	Y	120mA	ICHG > 3000 mA (110010)
0	R/W		0	Y	Y	60mA	clamped to register value 3000 mA (110010)



12.4 **REG 03H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W		0	Y	Y	480mA	Trickle Current Limit
6	R/W	ITC	0	Y	Υ	240mA	Offset: 60mA
5	R/W	IIC	1	Y	Υ	120mA	Range: 60mA – 960mA Default: 180mA (0010)
4	R/W		0	Υ	Υ	60mA	Delault. 1801114 (0010)
3	R/W		0	Υ	Υ	480mA	Termination Current Limit
2	R/W	ITERM	0	Y	Y	240mA	Offset: 60mA
1	R/W	TILIXIVI	1	Y	Υ	120mA	Range: 60mA – 960mA
0	R/W		0	Y	Y	60mA	Default: 180mA (0010)



12.5 **REG 04H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W		0	Y	Y	512mV	
6	R/W		1	Y	Y	256mV	Charge Voltage Limit
5	R/W	VBAT_REG	0	Υ	Υ	128mV	Offset: 3.848V Range: 3.848V-4.864V
4	R/W		1	Υ	Υ	64mV	Default: 4.2V (01011)
3	R/W		1	Υ	Υ	32mV	
2	R/W	TOP OFF TIMER	0	Y	Y	00: Disable; 01: 15mins;	
1	R/W	HWER	0	Y	Y	10: 30mins; 11:45mins	
0	R/W	VRECHG	0	Y		0:100mV 1:200mV	

12.6 **REG 05H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description Notes
7	R/W	EN_TERM	1	Y	Y	Charging Termination Enable 0 – Disable 1 – Enable (default)
6	R/W	Reserved				
5	R/W	Тwb	0	Y	Y	I2C Watchdog Timer Setting 00 – Disable watchdog timer 01 – 40s (default)
4	R/W		1	Y	Y	10 – 80s 11 – 160s
3	R/W	EN_TIMER	1	Y		Charging Safety Timer Enable 0 – Disable 1 – Enable (default)
2	R/W	CHG_TIMER	1	Y	Υ	0:5hrs 1:10hrs
1	R/W	TREG	1	X	Y	0.90°C 1:110°C
0	R/W	JEITA_COOL_IS ET1	1	Y	Y	0: 50% of ICC 1: 20% of ICC (default)

12.7 **REG 06H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R/W	VAC_OVP	0	Y	N	00 :5.8V 01: 6.4 V	
6	R/W		1	Y	N	10: 11V 11: 14.2 V	
5	R/W	BOOSTV [2]	1	Y	N	400mV	Offset:3.9V Default: 5.1V 00: 4.7V
4	R/W	BOOSTV [1]	0	Y	N	200mV	01: 4.9V 10: 5.1V 11: 5.3V
3	R/W		0	Y	2	800mV	Absolute VINDPM Threshold Offset: 3.9 V
2	R/W	VINDPM	1	>	z	400mV	Range: 3.9 V (0000) – 5.1 V (1100) Default: 4.5V (0110) Special value: 1111: 8.4V
1	R/W		ľ	Y	N	200mV	1110: 8.2V 1101: 8V Register bits are reset to default value when input source is plug-in
0	R/W		0	Y	N	100mV	value when input source is plug-in

12.8 **REG 07H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW1C	FORCE_D PDM	0	Y	Y	Force DP/DM Detection 0 – Not in DP/DM detection (default) 1 – Force DP/DM detection	
6	R/W	TMR2X_E N	1	Y	Y	Safety Timer Setting during DPM or Thermal Regulation 0 – Safety timer not slowed by 2X during input DPM or thermal regulation or JEITA 1 – Safety timer slowed by 2X during input DPM or thermal regulation or JEITA (default)	
5	R/W	BATFET_ DIS	0	Y	N	0: Allow Q4 turn on 1: Turn off Q4	
4	R/W	JEITA_WA RM_VSET 1	0	Y	X	0: VREG-200mV 1: VREG	
3	R/W	BATFET_ DLY	0	Y	N	0: Turn off BATFET immediately when BATFET_DIS bit is set 1: Turn off BATFET after t _{SHIPMODE_DLY} (typ.10s) when BATFET_DIS bit is set	
2	R/W	BATFET_ RST_EN	1	Υ	Y	Disable BATFET reset function Enable BATFET reset function	
1	R/W	VINDPM_T	0	Y	N	00: Disable; 01: VBAT+200mV;	
0	R/W	RACK	0	Y	N	10: VBAT+250mV; 11: VBAT+300mV	

12.9 **REG 08H**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R		Х	NA	NA	VBUS Status register 000: No Input	
6	R		Х	NA	NA	001: USB Host SDP 010: USB CDP (1.5A)	
5	R	VBUS_STAT	X	NA	NA	011: USB DCP (2.4A) 100: Reserved 101: Unknown Adapter (500mA) 110: Non-Standard Adapter (1A/2A/2.1A/2.4A) 111: OTG	
4	R		Х	NA	NA •	Charging status:	
3	R	CHRG_STAT	Х	NA	NA	00: Not Charging01: TC-charge (< V_{TC})10: Fast Charging11: Charge Termination	
2	R	PG_STAT	×	NA	NA	Power Good status: 0: Power Not Good 1: Power Good	
1	R	THERM_STAT	x	NA	NA	0: Not in thermal loop 1: In thermal loop	
0	R	VSYS_STAT	Х	NA	NA	0: Not in VSYSMIN regulation 1: In VSYSMIN regulation	

12.10 REG 09H

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description Notes
7	R	WD_FAULT	Х	NA	NA	0: Normal 1: Watchdog timer expiration
6	R	BOOST_FAULT	X	NA	NA	O: Normal 1: VBUS overloaded in OTG, or VBUS OVP, or battery is too low (any conditions that we cannot start boost function)
5	R	CHRG_FAULT	Х	NA	NA	00: Normal; 01: Input fault (VAC OVP or VBAT < VBUS < 3.8 V);
4	R		Х	NA	NA	10: Thermal shutdown; 11: Charge Safety Timer Expiration
3	R	BAT_FAULT	×	NA	NA	0: Normal 1: BATOVP
2	R		×	NA	NA	NTC Fault Status Buck Mode: 000 – Normal 010 – TS Warm
1	R	NTC_FAULT	х	NA	NA	011 – TS Cool 101 – TS Cold 110 – TS Hot Boost Mode: 000 – Normal
0	R		Х	NA	NA	101 – TS Cold 110 – TS Hot

12.11 **REG 0AH**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	R	VBUS_GD	Х	NA	NA	0: VBUS Not Attached 1: VBUS Attached	
6	R	VINDPM_STAT	Х	NA	NA	0: Not in VIINDPM LOOP 1: In VINDPM LOOP	
5	R	IINDPM_STAT	Х	NA	NA	0: Not in IIINDPM LOOP 1: In IINDPM LOOP	
4	R	CV_STAT	Х	NA	NA	0: Not in CV LOOP 1: In CV LOOP	
3	R	TOP OFF ACTIVE	x	NA	NA	Top off Timer not Counting Top off Timer Counting	
2	R	ACOV_STAT	X	NA	NA	0: Not in VAC OVP 1: In VAC OVP	
1	R/W	VINDPM_INT_MAS K	0	Y	N	0: Allow VINDPN INT PULSE 1: Mask VINDPM INT PULSE	
0	R/W	IINDPM_INT_MAS K	0	Y	N	0: Allow IINDPN INT PULSE 1: Mask IINDPM INT PULSE	

12.12<u>REG 0BH</u>

			1	ı		
Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description Notes
7	RW1C	REG_RST	0	NA	NA	Register Reset 0 – Keep current register setting (default)
						Reset to default register value and reset safety timer
6	R	PN	0	NA	NA	
5	R		0	NA	NA	0011: SC89601D
4	R	111	1	NA	NA	0011. 30.03001D
3	R		1	NA	NA	
2	R	Reserved	Х	NA	NA	
1	R	DEV_VERSION	0	NA	NA	
0	R		0	NA	NA	



12.13 **REG 0CH**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description	Notes
7	RW	JEITA_COOL_ISET 2	0	Y	Y	CC current setting during cool temperature range, as percentage of ICC 0: Depend on JEITA_COOL_ISET1 1: 100% of ICC (JEITA_COOL_ISET1 = 0) No charge (JEITA_COOL_ISET1 = 1)	
6	RW	JEITA_WARM_VSE T2	0	Y	Y	Warm charge voltage setting 0: Depend on JEITA_WARM_VSET1 1: VREG - 100mV (JEITA_WARM_VSET1 = 0) VREG -50mV (JEITA_WARM_VSET1 = 1)	
5	RW		1	Y	Υ	CC charge current setting during warm temperature range as percentage of	
4	RW	JEITA_WARM_ISE T	1		Y	ICC 00 – No Charge 01 – 20% of ICC 10 – 50% of ICC 11 – 100% of ICC (default)	
3	RW	JEITA_COOL_TEM	0	Y	Y	00 = 70.75% (5°C) 01 = 68.25% (10°C) (default)	
2	RW	P P	1	Υ	Y	10 = 65.25% (15°C) 11 = 62.25% (20°C)"	
1	RW		0	Y	Y	00 = 48.25% (40°C)	
0	RW	DEV_VERSION	1	Y	Y	01 = 44.75% (44.5°C) (default) 10 = 40.75% (50.5°C) 11 = 37.75% (54.5°C)"	



12.14<u>REG 0DH</u>


Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description Notes
7	RW	Vbat_reg_lsb1	0	Y	Y	16mV
6	RW	VBAT_REG_LSB0	0	Y	Y	8mV
5	RW	BOOST_NTC_HOT	1	Y	Y	00:37.75%; 01:34.75%;
4	RW	_TEMP	0	Y	Y	10:31.25%;(default) 11: REV
3	RW	BOOST_NTC_COL D_TEMP	0	Y	Y	0:80%(default) 1:77%
2	RW	BOOSTV [3]	1	Y	N	800mV
1	RW	BOOSTV [0]	0	Y	N	100mV
0	RW	ISHORT	0	Υ	N	0: 50mA 1: 100mA

12.15 **REG 0EH**

Bit	Туре	Bit Name	POR	Reset by REG_R ST	Reset by WDT	Description Notes	;
7	RW	REV					
6	R	INPUT_DET_DONE	х	NA	NA	0: Normal 1: DPDM Detection Done	
5	RW	AUTO_DPDM_EN	1	Y	N	Automatic DP/DM Detection Control 0 –Disable DP/DM detection when VBUS is plugged in 1 –Enable DP/DM detection when VBUS is plugged in (default)	
4	RW	BUCK_FREQ	1	Y	Y	0: 1MHz 1: 1.5MHz	
3	RW	BOOST_FREQ	0	7		Boost Mode Frequency Selection 0 1.5MHz 1 – 500KHz Note: Write to this bit is ignored when OTG_CFG is enabled.	
2	RW		0	Y	Y	00: 104%	
1	RW	VSYSOVP	1	Y	Y	01: 106% 10: 108% 11: 110%	
0	RW	NTC_DIS	0	Y	N	include NTC pin into charger and boost mode function 1: Ignore NTC pin. Always consider NTC is good to allow charging and boost mode.	



13 MECHANICAL DATA



RECOMMENDED FOOTPRINT (Unit mm)

